

# **SN8P2622**

## **USER'S MANUAL**

Preliminary Specification Version 0.3

# **SONIX 8-Bit Micro-Controller**

SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for us as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.



#### AMENDMENT HISTORY

Version	Date	Description
VER 0.1	Apr. 2005	First issue
	Nov.2005	1. ADD Brown-Out reset circuit.
		2. Working Voltage vs. Frequency graphs.
VER 0.2	Dec 2005	1. Modify Topr value.
		2. Modify ELECTRICAL CHARACTERISTIC.
		3. Modify Brown-Out Reset description
		4. Remove power consumption(Pc)
		5. Remove High clock32K mode
VER 0.3	Feb 2007	1. Add Marking Definition.
		2. Modify ELECTRICAL CHARACTERISTIC.
		3. Modify RST/P1.5/VPP PIN DISCRIPTION.



# **Table of Content**

	AMENDM	ENT HISTORY	2
1	PRODU	CT OVERVIEW	6
		ATURES	
		STEM BLOCK DIAGRAM	
	1.3 PIN	ASSIGNMENT	8
	1.4 PIN	DESCRIPTIONS	9
	1.5 PIN	CIRCUIT DIAGRAMS	10
2	CENTR	AL PROCESSOR UNIT (CPU)	11
,	2.1 ME	MORY MAP	11
	2.1.1	PROGRAM MEMORY (ROM)	11
	2.1.1.1	RESET VECTOR (0000H)	12
	2.1.1.2	2 INTERRUPT VECTOR (0008H)	13
	2.1.1.3	B LOOK-UP TABLE DESCRIPTION	15
	2.1.1.4	JUMP TABLE DESCRIPTION	17
	2.1.1.5	5 CHECKSUM CALCULATION	19
	2.1.2	CODE OPTION TABLE	20
	2.1.3	DATA MEMORY (RAM)	21
	2.1.4	SYSTEM REGISTER	22
	2.1.4.1	SYSTEM REGISTER TABLE	22
	2.1.4.2	2 SYSTEM REGISTER DESCRIPTION	22
	2.1.4.3	BIT DEFINITION of SYSTEM REGISTER	23
	2.1.4.4	ACCUMULATOR	24
	2.1.4.5	PROGRAM FLAG	25
	2.1.4.6	5 PROGRAM COUNTER	26
	2.1.4.7	Y, Z REGISTERS	29
	2.1.4.8	R REGISTERS	30
	2.2 ADI	DRESSING MODE	31
	2.2.1	IMMEDIATE ADDRESSING MODE	31
	2.2.2	DIRECTLY ADDRESSING MODE	31
	2.2.3	INDIRECTLY ADDRESSING MODE	31
	2.3 STA	ACK OPERATION	32
	2.3.1	OVERVIEW	32
	2.3.2	STACK REGISTERS	33
	2.3.3	STACK OPERATION EXAMPLE	34
3	RESET.		35



	3.1	OVERVIEW	35
	3.2	POWER ON RESET	36
	3.3	WATCHDOG RESET	36
	3.4	BROWN OUT RESET	37
	3.4.	1 BROWN OUT DESCRIPTION	37
	3.4.	2 THE SYSTEM OPERATING VOLTAGE DECSRIPTION	38
	3.4.	3 BROWN OUT RESET IMPROVEMENT	38
	3.5	EXTERNAL RESET	40
	3.6	EXTERNAL RESET CIRCUIT	40
	3.6.	1 Simply RC Reset Circuit	40
	3.6.	2 Diode & RC Reset Circuit	41
	3.6.	3 Zener Diode Reset Circuit	41
	3.6.	4 Voltage Bias Reset Circuit	42
	3.6.	5 External Reset IC	43
4	SYS	STEM CLOCK	44
	4.1	OVERVIEW	44
	4.2	CLOCK BLOCK DIAGRAM	
	4.3	OSCM REGISTER	
	4.4	SYSTEM HIGH CLOCK	
	4.4.	1 EXTERNAL HIGH CLOCK	45
	4	.4.1.1 CRYSTAL/CERAMIC	46
	4	.4.1.2 RC	46
	4	.4.1.3 EXTERNAL CLOCK SIGNAL	47
	4.4.	2 SYSTEM CLOCK MEASUREMENT	47
5	SYS	STEM OPERATION MODE	48
	5.1	OVERVIEW	48
	5.2	SYSTEM MODE SWITCHING	48
	5.3	WAKEUP	49
	5.3.	1 OVERVIEW	49
	5.3.	2 WAKEUP TIME	49
	5.3.	3 PIW WAKEUP CONTROL REGISTER	50
6	INT	TERRUPT	51
	6.1	OVERVIEW	51
	6.2	INTEN INTERRUPT ENABLE REGISTER	
	6.3	INTRQ INTERRUPT REQUEST REGISTER	
	6.4	GIE GLOBAL INTERRUPT OPERATION	
	6.5	PUSH, POP ROUTINE	
	6.6	INT0 (P0.0) INTERRUPT OPERATION	



	6.7 TC	CO INTERRUPT OPERATION	55
	6.8 MI	ULTI-INTERRUPT OPERATION	56
7	I/O PO	RT	57
	7.1 I/C	) PORT MODE	57
	7.2 I/C	PULL UP REGISTER	58
	7.3 I/C	OPEN-DRAIN REGISTER	59
	7.4 I/C	PORT DATA REGISTER	60
8	TIME	RS	61
	8.1 W.	ATCHDOG TIMER	61
	8.2 TI	MER/COUNTER 0 (TC0)	63
	8.2.1	OVERVIEW	63
	8.2.2	TCOM MODE REGISTER	64
	8.2.3	TCOC COUNTING REGISTER	65
	8.2.4	TCOR AUTO-LOAD REGISTER	66
	8.2.5	TC0 CLOCK FREQUENCY OUTPUT (BUZZER)	67
	8.2.6	TC0 TIMER OPERATION SEQUENCE	68
9	INSTR	UCTION TABLE	69
10	) ELE	CTRICAL CHARACTERISTIC	70
	10.1 AF	BSOLUTE MAXIMUM RATING	70
	10.2 EL	ECTRICAL CHARACTERISTIC	70
	10.3 CF	HARACTERISTIC GRAPHS	71
11	OTP	PROGRAMMING PIN	72
	11.1.1	The pin assignment of Easy Writer transition board socket:	
	11.1.2	Programming Pin Mapping:	
12	PAC	KAGE INFORMATION	74
	12.1.1	P-DIP 18 PIN	
	12.1.2	SOP 18 PIN	
	12 1 3	SSOP 20 PIN	76



# 1 PRODUCT OVERVIEW

#### 1.1 FEATURES

Memory configuration
 OTP ROM size: 0.5K \* 16 bits.

RAM size: 32 \* 8 bits. Four levels stack buffer

♦ I/O pin configuration

Bi-directional: P0, P1, P5.

Input only: P1.5.

Programmable open-drain: P1.0. Wakeup: P0, P1 level change trigger

Pull-up resisters: P0, P1, P5. External Interrupt trigger edge:

P0.0 controlled by PEDGE register.

Powerful instructions

One clocks per instruction cycle (1T)

Most of instructions are one cycle only.

All ROM area JMP instruction.

All ROM area CALL address instruction.

All ROM area lookup table function (MOVC)

**♦** Two interrupt sources

One internal interrupts: TC0. One external interrupts: INT0.

One 8-bit Timer/Counter

TC0: Auto-reload timer/Counter/Buzzer output

♦ On chip watchdog timer and clock source is internal low clock RC type (16KHz @3V, 32KHz @5V).

♦ One system clocks

External high clock: RC type up to 10 MHz External high clock: Crystal type up to 16 MHz

Operating modes

Normal mode: Both high and low clock active Sleep mode: Both high and low clock stop

Package (Chip form support)


PDIP 18 pins SOP 18 pins SSOP20 pins

#### Features Selection Table

				Tim	er	Int.		Groon	Slow			Wake-up	
CHIP	ROM	RAM	Stack	T0	TC0	16M RC	I/O	Mode	Mode	PWM	Buzzer	Pin No.	Package
SN8P1602B	1K*16	48	4	-	V	-	14	V	V	-	-	6	DIP18/SOP18/SSOP20
SN8P2602A	1K*16	48	4	٧	V	-	15	V	V	V	V	7	DIP18/SOP18/SSOP20
SN8P2612	2K*16	64	4	٧	V	٧	16	V	V	V	V	8	DIP18/SOP18/SSOP20
SN8P2613	2K*16	64	4	V	V	٧	18	V	V	V	V	10	DIP20/SOP20/SSOP20
SN8P2622	0.5K*16	32	4	-	V	-	15	-	-	-	V	7	DIP18/SOP18/SSOP20



## 1.2 SYSTEM BLOCK DIAGRAM





## 1.3 PIN ASSIGNMENT

**SN8P2622P (P-DIP 18 pins)** SN8P2622S (SOP 18 pins) SN8P2622X (SSOP 20 pins)

P1.2	1	U	18	P1.1		
P1.3	2		17	P1.0		
P0.0/INT0	3		16	XIN		
P1.5/RST/VPP	4		15	XOUT/P1.4		
VSS	5		14	VDD		
P5.0	6		13	P5.7		
P5.1	7		12	P5.6		
P5.2	8		11	P5.5		
P5.3	9		10	P5.4/BZ0		
SN8P2622P						
	<b>~</b>	100000	~~			

SN8P2622S

ı				<b>=</b>		
P1.2	1	U	20	P1.1		
P1.3	2		19	P1.0		
P0.0/INT0	3		18	XIN		
P1.5/RST/VPP	4		17	XOUT/P1.4		
VSS	5		16	VDD		
VSS	6		15	VDD		
P5.0	7		14	P5.7		
P5.1	8		13	P5.6		
P5.2	9		12	P5.5		
P5.3	10		11	P5.4/BZ0		
SN8P2622AX						




# 1.4 PIN DESCRIPTIONS

PIN NAME	TYPE	DESCRIPTION
VDD, VSS	Р	Power supply input pins for digital circuit.
		P1.5: Input only pin (Schmitt trigger) if disable external reset function.
		P1.5 without build-in pull-up resister.
		P1.5 is input only pin without pull-up resistor under P1.5 mode. Add the 100
P1.5/RST/VPP	I, P	ohm external resistor on P1.5, when it is set to be input pin.
1 1.5/1(61/1/1	1, 1	Built-in wakeup function.
		RST: System reset input pin. Schmitt trigger structure, low active, normal stay to
		"high".
		VPP: OTP programming pin.
XIN	I/O	Oscillator input pin while external oscillator enable (crystal and RC).
		Port 1.4 bi-direction pin. Schmitt trigger structure as input mode.
P1.4/XOUT	I/O	Built-in pull-up resisters.
1 1.4/2001		Built-in wakeup function.
		XOUT: Oscillator output pin while external crystal enable.
		Port 0.0 bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters.
P0.0/INT0	I/O	Built-in wakeup function.
		INT0 trigger pin (Schmitt trigger).
		TC0 event counter clock input pin.
		Port P1.0 bi-direction pins and open-drain pin. Schmitt trigger structure as input
P1.0	I/O	mode.
		Built-in pull-up resisters.
P1 [3:1]	I/O	Bi-direction pins. Schmitt trigger structure as input mode.
1 1 [0.1]	1/0	Built-in pull-up resisters.
P5 [7:0]	I/O	Bi-direction pins. Schmitt trigger structure as input mode.
1 0 [7.0]	", 0	Built-in pull-up resisters.
		Port 5.4 bi-direction pin. Schmitt trigger structure as input mode.
P5.4/BZ0	I/O	Built-in pull-up resisters.
		TC0 ÷ 2 signal output pin for buzzer output pin.




### 1.5 PIN CIRCUIT DIAGRAMS


#### Port 0, 1, 5 structure:




#### Port 1.0 structure:



#### Port 1.4 structure:



#### Port 1.5 structure:





# 2 CENTRAL PROCESSOR UNIT (CPU)

## 2.1 MEMORY MAP

## 2.1.1 PROGRAM MEMORY (ROM)

#### 0.5 words ROM

	T C III	
0000H	Reset vector	User reset vector Jump to user start address
0001H		
	General purpose area	
0007H		
H8000	Interrupt vector	User interrupt vector
0009H		User program
•		
000FH 0010H		
0010H 0011H		
001111	General purpose area	
•		
01FCH		End of user program
01FDH	_	
01FEH	Reserved	
01FFH		

**ROM** 



#### 2.1.1.1 RESET VECTOR (0000H)

A one-word vector address area is used to execute system reset.

- Power On Reset (NT0=1, NPD=0).
- Watchdog Reset (NT0=0, NPD=0).
- External Reset (NT0=1, NPD=1).

After power on reset, external reset or watchdog timer overflow reset, then the chip will restart the program from address 0000h and all system registers will be set as default values. It is easy to know reset status from NT0, NPD flags of PFLAG register. The following example shows the way to define the reset vector in the program memory.

#### Example: Defining Reset Vector

ORG 0 ; 0000H

JMP START ; Jump to user program address.

. . .

ORG 10H

**START:** ; 0010H, The head of user program.

.. ; User program

...

ENDP ; End of program



#### 2.1.1.2 **INTERRUPT VECTOR (0008H)**

A 1-word vector address area is used to execute interrupt request. If any interrupt service executes, the program counter (PC) value is stored in stack buffer and jump to 0008h of program memory to execute the vectored interrupt. Users have to define the interrupt vector. The following example shows the way to define the interrupt vector in the program memory.

Note: "PUSH", "POP" instructions save and load ACC/PFLAG without (NT0, NPD). PUSH/POP buffer is a unique buffer and only one level.

Example: Defining Interrupt Vector. The interrupt service routine is following ORG 8.

.CODE

ORG 0 ; 0000H

JMP START ; Jump to user program address.

• • •

ORG 8 ; Interrupt vector.

PUSH ; Save ACC and PFLAG register to buffers.

• • •

POP ; Load ACC and PFLAG register from buffers.

**RETI** ; End of interrupt service routine

...

START: ; The head of user program.

.. ; User program

JMP START ; End of user program

- - -

ENDP ; End of program



Example: Defining Interrupt Vector. The interrupt service routine is following user program.

.CODE

ORG 0 ; 0000H

JMP START ; Jump to user program address.

ORG 8 ; Interrupt vector.

JMP MY\_IRQ ; 0008H, Jump to interrupt service routine address.

ORG 10H

START: ; 0010H, The head of user program.

; User program.

...

JMP START ; End of user program.

MY\_IRQ: ;The head of interrupt service routine.

PUSH ; Save ACC and PFLAG register to buffers.

...

POP ; Load ACC and PFLAG register from buffers.

RETI ; End of interrupt service routine.

• • •

ENDP ; End of program.

- \* Note: It is easy to understand the rules of SONIX program from demo programs given above. These points are as following:
  - 1. The address 0000H is a "JMP" instruction to make the program starts from the beginning.
  - 2. The address 0008H is interrupt vector.
  - 3. User's program is a loop routine for main purpose application.



#### 2.1.1.3 LOOK-UP TABLE DESCRIPTION

In the ROM's data lookup function, Y register is pointed to middle byte address (bit 8~bit 15) and Z register is pointed to low byte address (bit 0~bit 7) of ROM. After MOVC instruction executed, the low-byte data will be stored in ACC and high-byte data stored in R register.

> Example: To look up the ROM data located "TABLE1".

B0MOV	Y, #TABLE1\$M	; To set lookup table1's middle address
B0MOV	Z, #TABLE1\$L	; To set lookup table1's low address.
MOVC		; To lookup data, R = 00H, ACC = 35H

; Increment the index address for next address. INCMS Z ; Z+1 JMP @F ; Z is not overflow.

INCMS Y ; Z overflow (FFH  $\rightarrow$  00),  $\rightarrow$  Y=Y+1 NOP :

@@: MOVC ; To lookup data, R = 51H, ACC = 05H.

TABLE1: DW 0035H ; To define a word (16 bits) data.

TABLE1: DW 0035H DW 5105H DW 2012H

\* Note: The Y register will not increase automatically when Z register crosses boundary from 0xFF to 0x00. Therefore, user must take care such situation to avoid look-up table errors. If Z register overflows, Y register must be added one. The following INC\_YZ macro shows a simple method to process Y and Z registers automatically.

> Example: INC\_YZ macro.

INC\_YZ MACRO
INCMS Z ; Z+1

JMP @F ; Not overflow

INCMS Y : Y+1

NOP ; Not overflow

Q@:

ENDM



@@:

**GETDATA**:

Example: Modify above example by "INC\_YZ" macro.

 $\begin{array}{lll} B0MOV & Y, \#TABLE1\$M & ; To set lookup table1's middle address \\ B0MOV & Z, \#TABLE1\$L & ; To set lookup table1's low address. \\ MOVC & ; To lookup data, R = 00H, ACC = 35H \\ \end{array}$ 

INC\_YZ ; Increment the index address for next address.

MOVC ; To lookup data, R = 51H, ACC = 05H.

TABLE1: DW 0035H ; To define a word (16 bits) data.

DW 5105H DW 2012H

• • •

The other example of look-up table is to add Y or Z index register by accumulator. Please be careful if "carry" happen.

Example: Increase Y and Z register by B0ADD/ADD instruction.

BOMOV Y, #TABLE1\$M ; To set lookup table's middle address. BOMOV Z, #TABLE1\$L ; To set lookup table's low address.

B0MOV A, BUF ; Z = Z + BUF. B0ADD Z, A

B0BTS1 FC ; Check the carry flag.

JMP GETDATA ; FC = 0 INCMS Y ; FC = 1. Y+1.

NOP

MOVC ; To lookup data. If BUF = 0, data is 0x0035

; If BUF = 1, data is 0x5105 ; If BUF = 2, data is 0x2012

- -

TABLE1: DW 0035H ; To define a word (16 bits) data.

DW 5105H DW 2012H

...



#### 2.1.1.4 JUMP TABLE DESCRIPTION

The jump table operation is one of multi-address jumping function. Add low-byte program counter (PCL) and ACC value to get one new PCL. If PCL is overflow after PCL+ACC, PCH adds one automatically. The new program counter (PC) points to a series jump instructions as a listing table. It is easy to make a multi-jump program depends on the value of the accumulator (A).

Note: PCH only support PC up counting result and doesn't support PC down counting. When PCL is carry after PCL+ACC, PCH adds one automatically. If PCL borrow after PCL-ACC, PCH keeps value and not change.

> Example: Jump table.

ORG	0X0100	; The jump table is from the head of the ROM boundary
BOADD JMP JMP JMP JMP	PCL, A A0POINT A1POINT A2POINT A3POINT	; PCL = PCL + ACC, <b>PCH + 1 when PCL overflow occurs</b> . ; ACC = 0, jump to A0POINT ; ACC = 1, jump to A1POINT ; ACC = 2, jump to A2POINT ; ACC = 3, jump to A3POINT
OIVII	7101 01111	, 7.00 0, jump to 7.01 0 11 11

SONIX provides a macro for safe jump table function. This macro will check the ROM boundary and move the jump table to the right position automatically. The side effect of this macro maybe wastes some ROM size.

Example: If "jump table" crosses over ROM boundary will cause errors.

```
@JMP_A MACRO VAL
IF (($+1)!& 0XFF00)!!= (($+(VAL))!& 0XFF00)
JMP ($|0XFF)
ORG ($|0XFF)
ENDIF
ADD PCL, A
ENDM
```

Note: "VAL" is the number of the jump table listing number.



#### Example: "@JMP\_A" application in SONIX macro file called "MACRO3.H".

B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
@JMP_A	5	; The number of the jump table listing is five.
JMP	A0POINT	; ACC = 0, jump to A0POINT
JMP	A1POINT	; ACC = 1, jump to A1POINT
JMP	A2POINT	; ACC = 2, jump to A2POINT
JMP	A3POINT	; ACC = 3, jump to A3POINT
JMP	A4POINT	; ACC = 4, jump to A4POINT

If the jump table position is across a ROM boundary (0x00FF $\sim$ 0x0100), the "@JMP\_A" macro will adjust the jump table routine begin from next RAM boundary (0x0100).

#### Example: "@JMP\_A" operation.

#### ; Before compiling program.

R	$\cap$	N٨	an	Ы	ress
$\overline{}$	v	IVI	au	u	1533

I COM GGGGGGG			
	B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
	@JMP_A	5	; The number of the jump table listing is five.
0X00FD	JMP	A0POINT	; ACC = 0, jump to A0POINT
0X00FE	JMP	A1POINT	; ACC = 1, jump to A1POINT
0X00FF	JMP	A2POINT	; ACC = 2, jump to A2POINT
0X0100	JMP	A3POINT	; ACC = 3, jump to A3POINT
0X0101	JMP	A4POINT	; ACC = 4, jump to A4POINT

#### ; After compiling program.

#### ROM address

	B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
	@JMP_A	5	; The number of the jump table listing is five.
0X0100	JMP _	A0POINT	; ACC = 0, jump to A0POINT
0X0101	JMP	A1POINT	; ACC = 1, jump to A1POINT
0X0102	JMP	A2POINT	; ACC = 2, jump to A2POINT
0X0103	JMP	A3POINT	; ACC = 3, jump to A3POINT
0X0104	JMP	A4POINT	; ACC = 4, jump to A4POINT



END\_USER\_CODE:

#### 2.1.1.5 CHECKSUM CALCULATION

The last ROM address are reserved area. User should avoid these addresses (last address) when calculate the Checksum value.

Example: The demo program shows how to calculated Checksum from 00H to the end of user's code.

	MOV B0MOV MOV B0MOV CLR CLR	A,#END_USER_CODE\$L END_ADDR1, A A,#END_USER_CODE\$M END_ADDR2, A Y Z	; Save low end address to end_addr1 ; Save middle end address to end_addr2 ; Set Y to 00H ; Set Z to 00H
@@: AAA:	MOVC BOBSET ADD MOV ADC JMP	FC DATA1, A A, R DATA2, A END_CHECK	; Clear C flag ; Add A to Data1 ; Add R to Data2 ; Check if the YZ address = the end of code
	INCMS JMP JMP	Z @B Y_ADD_1	; Z=Z+1 ; If Z != 00H calculate to next address ; If Z = 00H increase Y
END_CHECK:	MOV CMPRS JMP MOV CMPRS JMP JMP	A, END_ADDR1 A, Z AAA A, END_ADDR2 A, Y AAA CHECKSUM_END	; Check if Z = low end address ; If Not jump to checksum calculate ; If Yes, check if Y = middle end address ; If Not jump to checksum calculate ; If Yes checksum calculated is done.
Y_ADD_1:	INCMS NOP	Υ	; Increase Y
CHECKSUM_END:	JMP	@B	; Jump to checksum calculate

; Label of program end



#### 2.1.2 CODE OPTION TABLE

Code Option	Content	Function Description
High_Clk	RC	Low cost RC for external high clock oscillator and XOUT becomes to P1.4 bit-direction I/O pin.
	12M X'tal	High speed crystal /resonator (e.g. 12MHz) for external high clock oscillator.
	4M X'tal	Standard crystal /resonator (e.g. 4M) for external high clock oscillator.
	Always On	Watchdog timer is always on enable even in power down and green
	Always_OII	mode.
Watch_Dog	Enable	Enable watchdog timer. Watchdog timer stops in power down mode and
	Lilable	green mode.
	Disable	Disable Watchdog function.
Reset_Pin	Reset	Enable External reset pin.
Keset_Fill	P15	Enable P1.5 input only without pull-up resister.
Security	Enable	Enable ROM code Security function.
Security	Disable	Disable ROM code Security function.

<sup>\*</sup> Note: In high noisy environment, set Watch\_Dog as "Always\_On" is strongly recommended, and the noise filter is built-in and fixed enable status.



# 2.1.3 DATA MEMORY (RAM)

#### ☞ 32 X 8-bit RAM

	Address	RAM location	
	000h "		
BANK 0	"	General purpose area	
	 01Fh 080h		90h-EEh of Bank 0 store system
	"		80h~FFh of Bank 0 store system registers (128 bytes).
	u	System register	
	u		
	0FFh	End of bank 0 area	



#### 2.1.4 SYSTEM REGISTER

#### 2.1.4.1 **SYSTEM REGISTER TABLE**

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
8	-	-	R	Z	Υ	-	PFLAG	-	-	-	-	-	1	-	-	-
9	-	-	-	ı	-	-	-	-	-	-	-	1	1	-	1	-
Α	-	1	-	ı	-	-	-	1	-	-	-	1	ı	1	1	-
В	-	-	-	-	-	-	-	-	P0M	-	-	-	-	-	-	PEDGE
С	P1W	P1M	-	-	-	P5M	-	-	INTRQ	INTEN	OSCM	-	WDTR	TC0R	PCL	PCH
D	P0	P1	-	-	-	P5	-	-	-	-	TC0M	TC0C	-	-	-	STKP
Е	P0UR	P1UR	-	-	-	P5UR	-	@YZ	-	P10C	-	1	ı	-	-	-
F	-	-	-	-	-	-	-	-	STK3L	STK3H	STK2L	STK2H	STK1L	STK1H	STK0L	STK0H

#### 2.1.4.2 SYSTEM REGISTER DESCRIPTION

PFLAG = ROM page and special flag register.

P1W = Port 1 wakeup register.
PEDGE = P0.0 edge direction register.

PnM = Port n input/output mode register.

P1OC = Port 1 open-drain control register.

INTRQ = Interrupt request register.
OSCM = Oscillator mode register.

TC0M = TC0 mode register.

TC0R = TC0 auto-reload data buffer.

STKP = Stack pointer buffer.

R = Working register and ROM look-up data buffer.

Y, Z = Working, @YZ and ROM addressing register. @YZ = RAM YZ indirect addressing index pointer.

Pn = Port n data buffer.

PnUR = Port n pull-up resister control register.

INTEN = Interrupt enable register.
PCH, PCL = Program counter.

TC0C = TC0 counting register.

WDTR = Watchdog timer clear register. STK0~STK3 = Stack 0 ~ stack 3 buffer.



#### 2.1.4.3 BIT DEFINITION of SYSTEM REGISTER

Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
082H	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0	R/W	R
083H	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0	R/W	Z
084H	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0	R/W	Υ
086H	NT0	NPD	-	-	-	С	DC	Z	R/W	PFLAG
0B8H	_	-	-	-	-	-	-	P00M	R/W	P0M
0BFH	-	-	-	P00G1	P00G0	-	-	-	R/W	PEDGE
0C0H	-	-	P15W	P14W	P13W	P12W	P11W	P10W	W	P1W wakeup register
0C1H	-	-	-	P14M	P13M	P12M	P11M	P10M	R/W	P1M I/O direction
0C5H	P57M	P56M	P55M	P54M	P53M	P52M	P51M	P50M	R/W	P5M I/O direction
0C8H	-	-	TC0IRQ	-	-	-	-	P00IRQ	R/W	INTRQ
0C9H	-	-	TC0IEN	-	-	-	-	P00IEN	R/W	INTEN
0CAH	0	0	0	0	CPUM0	0	0	0	R/W	OSCM
0CCH	WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0	W	WDTR
0CDH	TC0R7	TC0R6	TC0R5	TC0R4	TC0R3	TC0R2	TC0R1	TC0R0	W	TC0R
0CEH	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	R/W	PCL
0CFH	-	-	-	-	-	-	-	PC8	R/W	PCH
0D0H	-	-	1	-	-	-	-	P00	R/W	P0 data buffer
0D1H	-	-	P15	P14	P13	P12	P11	P10	R/W	P1 data buffer
0D5H	P57	P56	P55	P54	P53	P52	P51	P50	R/W	P5 data buffer
0DAH	TC0ENB	TC0rate2	TC0rate1	TC0rate0	TC0CKS	ALOAD0	TC0OUT	-	R/W	TC0M
0DBH	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1	TC0C0	R/W	TC0C
0DFH	GIE	1	ı	-	1	-	STKPB1	STKPB0	R/W	STKP stack pointer
0E0H	-	-	-	-	-	-	-	P00R	W	P0 pull-up register
0E1H	-	-	-	P14R	P13R	P12R	P11R	P10R	W	P1 pull-up register
0E5H	P57R	P56R	P55R	P54R	P53R	P52R	P51R	P50R	W	P5 pull-up register
0E7H	@YZ7	@YZ6	@YZ5	@YZ4	@YZ3	@YZ2	@YZ1	@YZ0	R/W	@YZ index pointer
0E9H	-	ı	ı	-	1	-	-	P10OC	W	P10Copen-drain
0F8H	S3PC7	S3PC6	S3PC5	S3PC4	S3PC3	S3PC2	S3PC1	S3PC0	R/W	STK3L
0F9H	-	-	-	-	-	-	-	S3PC8	R/W	STK3H
0FAH	S2PC7	S2PC6	S2PC5	S2PC4	S2PC3	S2PC2	S2PC1	S2PC0	R/W	STK2L
0FBH	-	-	-	-	-	-	-	S2PC8	R/W	STK2H
0FCH	S1PC7	S1PC6	S1PC5	S1PC4	S1PC3	S1PC2	S1PC1	S1PC0	R/W	STK1L
0FDH	-	-	-	-	-	-	-	S1PC8	R/W	STK1H
0FEH	S0PC7	S0PC6	S0PC5	S0PC4	S0PC3	S0PC2	S0PC1	S0PC0	R/W	STK0L
0FFH	-	-	-	-	-	-	-	S0PC8	R/W	STK0H

#### Note:

- 1. To avoid system error, please be sure to put all the "0" and "1" as it indicates in the above table.
- 2. All of register names had been declared in SN8ASM assembler.
- 3. One-bit name had been declared in SN8ASM assembler with "F" prefix code.
- 4. "b0bset", "b0bclr", "bset", "bclr" instructions are only available to the "R/W" registers.
- 5. For detail description, please refer to the "System Register Quick Reference Table".



#### 2.1.4.4 ACCUMULATOR

The ACC is an 8-bit data register responsible for transferring or manipulating data between ALU and data memory. If the result of operating is zero (Z) or there is carry (C or DC) occurrence, then these flags will be set to PFLAG register. ACC is not in data memory (RAM), so ACC can't be access by "B0MOV" instruction during the instant addressing mode.

; Read ACC data and store in BUF data memory.

MOV BUF, A

; Write a immediate data into ACC.

MOV A, #0FH

; Write ACC data from BUF data memory.

MOV A, BUF

; or

B0MOV A, BUF

The system doesn't store ACC and PFLAG value when interrupt executed. ACC and PFLAG data must be saved to other data memories. "PUSH", "POP" save and load ACC, PFLAG data into buffers.

#### Example: Protect ACC and working registers.

INT\_SERVICE:

PUSH ; Save ACC and PFLAG to buffers.

... .

POP ; Load ACC and PFLAG from buffers.

RETI ; Exit interrupt service vector



#### 2.1.4.5 PROGRAM FLAG

The PFLAG register contains the arithmetic status of ALU operation, system reset status and LVD detecting status. NT0, NPD bits indicate system reset status including power on reset, LVD reset, reset by external pin active and watchdog reset. C, DC, Z bits indicate the result status of ALU operation.

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	-	-	-	С	DC	Z
Read/Write	R/W	R/W	-	-	-	R/W	R/W	R/W
After reset	-	-	-	-	-	0	0	0

#### Bit [7:6] **NT0, NPD:** Reset status flag.

NT0	NPD	Reset Status
0	0	Watch-dog time out
0	1	Reserved
1	0	Reset by LVD
1	1	Reset by external Reset Pin

#### Bit 2 C: Carry flag

- 1 = Addition with carry, subtraction without borrowing, rotation with shifting out logic "1", comparison result ≥ 0.
- 0 = Addition without carry, subtraction with borrowing signal, rotation with shifting out logic "0", comparison result < 0.

#### Bit 1 **DC:** Decimal carry flag

- 1 = Addition with carry from low nibble, subtraction without borrow from high nibble.
- 0 = Addition without carry from low nibble, subtraction with borrow from high nibble.

#### Bit 0 **Z**: Zero flag

- 1 = The result of an arithmetic/logic/branch operation is zero.
- 0 = The result of an arithmetic/logic/branch operation is not zero.

Note: Refer to instruction set table for detailed information of C, DC and Z flags.



#### 2.1.4.6 PROGRAM COUNTER

The program counter (PC) is a 9-bit binary counter separated into the high-byte 1 and the low-byte 8 bits. This counter is responsible for pointing a location in order to fetch an instruction for kernel circuit. Normally, the program counter is automatically incremented with each instruction during program execution.

Besides, it can be replaced with specific address by executing CALL or JMP instruction. When JMP or CALL instruction is executed, the destination address will be inserted to bit 0 ~ bit 8.

	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PC	-	-	-	-	1	-	-	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
After reset	ı	ı	-	ı	ı	1	-	0	0	0	0	0	0	0	0	0
	PCH						PCL									

#### **ONE ADDRESS SKIPPING**

There are nine instructions (CMPRS, INCS, INCMS, DECS, DECMS, BTS0, BTS1, B0BTS0, B0BTS1) with one address skipping function. If the result of these instructions is true, the PC will add 2 steps to skip next instruction.

If the condition of bit test instruction is true, the PC will add 2 steps to skip next instruction.

**B0BTS1** FC ; To skip, if Carry\_flag = 1 JMP COSTEP ; Else jump to COSTEP.

...

COSTEP: NOP

B0MOV A, BUF0 ; Move BUF0 value to ACC. **B0BTS0** FZ ; To skip, if Zero flag = 0.

JMP C1STEP ; Else jump to C1STEP.

. . .

C1STEP: NOP

If the ACC is equal to the immediate data or memory, the PC will add 2 steps to skip next instruction.

CMPRS A, #12H ; To skip, if ACC = 12H.

JMP COSTEP ; Else jump to COSTEP.

. . .

COSTEP: NOP



If the destination increased by 1, which results overflow of 0xFF to 0x00, the PC will add 2 steps to skip next instruction.

**INCS** instruction:

INCS BUF0

JMP COSTEP ; Jump to COSTEP if ACC is not zero.

• • •

COSTEP: NOP

**INCMS** instruction:

INCMS BUF0

JMP COSTEP ; Jump to COSTEP if BUF0 is not zero.

٠..

COSTEP: NOP

If the destination decreased by 1, which results underflow of 0x00 to 0xFF, the PC will add 2 steps to skip next instruction.

**DECS** instruction:

**DECS** BUF0

JMP COSTEP ; Jump to COSTEP if ACC is not zero.

• • •

COSTEP: NOP

**DECMS** instruction:

**DECMS** BUF0

JMP COSTEP ; Jump to COSTEP if BUF0 is not zero.

• • •

COSTEP: NOP



#### **MULTI-ADDRESS JUMPING**

Users can jump around the multi-address by either JMP instruction or ADD M, A instruction (M = PCL) to activate multi-address jumping function. Program Counter supports "ADD M,A", "ADC M,A" and "B0ADD M,A" instructions for carry to PCH when PCL overflow automatically. For jump table or others applications, users can calculate PC value by the three instructions and don't care PCL overflow problem.

Note: PCH only support PC up counting result and doesn't support PC down counting. When PCL is carry after PCL+ACC, PCH adds one automatically. If PCL borrow after PCL-ACC, PCH keeps value and not change.

Example: If PC = 0323H (PCH = 03H, PCL = 23H)

; PC = 0323H

MOV A, #28H

B0MOV PCL, A ; Jump to address 0328H

. . .

; PC = 0328H

MOV A, #00H

B0MOV PCL, A ; Jump to address 0300H

...

> Example: If PC = 0323H (PCH = 03H, PCL = 23H)

; PC = 0323H

BOADD PCL, A ; PCL = PCL + ACC, the PCH cannot be changed.

JMPA0POINT; If ACC = 0, jump to A0POINTJMPA1POINT; ACC = 1, jump to A1POINTJMPA2POINT; ACC = 2, jump to A2POINTJMPA3POINT; ACC = 3, jump to A3POINT

٠.

. . .



#### **2.1.4.7** Y, Z REGISTERS

The Y and Z registers are the 8-bit buffers. There are three major functions of these registers.

- can be used as general working registers
- can be used as RAM data pointers with @YZ register
- can be used as ROM data pointer with the MOVC instruction for look-up table

084H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Υ	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

083H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Z	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

Example: Uses Y, Z register as the data pointer to access data in the RAM address 025H of bank0.

B0MOV Y, #00H ; To set RAM bank 0 for Y register B0MOV Z, #25H ; To set location 25H for Z register

B0MOV A, @YZ ; To read a data into ACC

> Example: Uses the Y, Z register as data pointer to clear the RAM data.

B0MOV Y, #0 ; Y = 0, bank 0

B0MOV Z, #07FH ; Z = 7FH, the last address of the data memory area

CLR\_YZ\_BUF:

CLR @YZ ; Clear @YZ to be zero

DECMS Z; Z - 1, if Z = 0, finish the routine

JMP CLR\_YZ\_BUF ; Not zero

CLR @YZ

END\_CLR: ; End of clear general purpose data memory area of bank 0

\_\_\_



#### **2.1.4.8 R REGISTERS**

R register is an 8-bit buffer. There are two major functions of the register.

- Can be used as working register
- For store high-byte data of look-up table
   (MOVC instruction executed, the high-byte data of specified ROM address will be stored in R register and the low-byte data will be stored in ACC).

082H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
R	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

Note: Please refer to the "LOOK-UP TABLE DESCRIPTION" about R register look-up table application.



#### 2.2 ADDRESSING MODE

#### 2.2.1 IMMEDIATE ADDRESSING MODE

The immediate addressing mode uses an immediate data to set up the location in ACC or specific RAM.

> Example: Move the immediate data 12H to ACC.

MOV A, #12H : To set an immediate data 12H into ACC.

Example: Move the immediate data 12H to R register.

B0MOV R, #12H ; To set an immediate data 12H into R register.

▶ Note: In immediate addressing mode application, the specific RAM must be 0x80~0x87 working register.

#### 2.2.2 DIRECTLY ADDRESSING MODE

The directly addressing mode moves the content of RAM location in or out of ACC.

Example: Move 0x12 RAM location data into ACC.

B0MOV A, 12H ; To get a content of RAM location 0x12 of bank 0 and save in

ACC.

Example: Move ACC data into 0x12 RAM location.

B0MOV 12H, A ; To get a content of ACC and save in RAM location 12H of

bank 0.

#### 2.2.3 INDIRECTLY ADDRESSING MODE

The indirectly addressing mode is to access the memory by the data pointer registers (Y/Z).

Example: Indirectly addressing mode with @YZ register.

B0MOV Y, #0 ; To clear Y register to access RAM bank 0.

B0MOV Z, #12H ; To set an immediate data 12H into Z register.

B0MOV A, @YZ ; Use data pointer @YZ reads a data from RAM location


; 012H into ACC.



#### 2.3 STACK OPERATION

#### 2.3.1 OVERVIEW

The stack buffer has 4-level. These buffers are designed to push and pop up program counter's (PC) data when interrupt service routine and "CALL" instruction are executed. The STKP register is a pointer designed to point active level in order to push or pop up data from stack buffer. The STKnH and STKnL are the stack buffers to store program counter (PC) data.





#### 2.3.2 STACK REGISTERS

The stack pointer (STKP) is a 2-bit register to store the address used to access the stack buffer, 9-bit data memory (STKnH and STKnL) set aside for temporary storage of stack addresses.

The two stack operations are writing to the top of the stack (push) and reading from the top of stack (pop). Push operation decrements the STKP and the pop operation increments each time. That makes the STKP always point to the top address of stack buffer and write the last program counter value (PC) into the stack buffer.

The program counter (PC) value is stored in the stack buffer before a CALL instruction executed or during interrupt service routine. Stack operation is a LIFO type (Last in and first out). The stack pointer (STKP) and stack buffer (STKnH and STKnL) are located in the system register area bank 0.

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	-	-	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	-	R/W	R/W
After reset	0	-	-	-	-	-	1	1

Bit[2:0] **STKPBn:** Stack pointer (n =  $0 \sim 1$ )

Bit 7 GIE: Global interrupt control bit.

0 = Disable.

1 = Enable. Please refer to the interrupt chapter.

> Example: Stack pointer (STKP) reset, we strongly recommended to clear the stack pointers in the beginning of the program.

MOV A, #00000011B B0MOV STKP, A

0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnH	-	-	1	-	ı	ı	1	SnPC8
Read/Write	-	-	-	-	-	-	-	R/W
After reset	-	-	-	-	-	-	-	0

0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnL	SnPC7	SnPC6	SnPC5	SnPC4	SnPC3	SnPC2	SnPC1	SnPC0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

STKn = STKnH, STKnL  $(n = 3 \sim 0)$ 



#### 2.3.3 STACK OPERATION EXAMPLE

The two kinds of Stack-Save operations refer to the stack pointer (STKP) and write the content of program counter (PC) to the stack buffer are CALL instruction and interrupt service. Under each condition, the STKP decreases and points to the next available stack location. The stack buffer stores the program counter about the op-code address. The Stack-Save operation is as the following table.

Stack Level	STKP F	Register	Stack	Buffer	Description
Stack Level	STKPB1	STKPB0	High Byte   Low Byte		Description
0	1	1	Free	Free	-
1	1	0	STK0H	STK0L	-
2	0	1	STK1H	STK1L	-
3	0	0	STK2H	STK2L	-
4	1	1	STK3H	STK3L	-
> 4	1	0	-	-	Stack Over, error

There are Stack-Restore operations correspond to each push operation to restore the program counter (PC). The RETI instruction uses for interrupt service routine. The RET instruction is for CALL instruction. When a pop operation occurs, the STKP is incremented and points to the next free stack location. The stack buffer restores the last program counter (PC) to the program counter registers. The Stack-Restore operation is as the following table.

Stack Level	STKP F	Register Stack Buffer			Description
Stack Level	STKPB1	STKPB0	High Byte	Low Byte	Description
4	1	1	STK3H	STK3L	-
3	0	0	STK2H	STK2L	-
2	0	1	STK1H	STK1L	-
1	1	0	STK0H	STK0L	-
0	1	1	Free	Free	-



# 3 RESET

#### 3.1 OVERVIEW

The system would be reset in three conditions as following.

- Power on reset
- Watchdog reset
- Brown out reset
- External reset (only supports external reset pin enable situation)


When any reset condition occurs, all system registers keep initial status, program stops and program counter is cleared. After reset status released, the system boots up and program starts to execute from ORG 0. The NT0, NPD flags indicate system reset status. The system can depend on NT0, NPD status and go to different paths by program.

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	-	-	-	С	DC	Z
Read/Write	R/W	R/W	-	-	-	R/W	R/W	R/W
After reset	-	-	-	-	-	0	0	0

Bit [7:6] NT0, NPD: Reset status flag.

NT0	NPD	Condition	Description
0	0	Watchdog reset	Watchdog timer overflow.
0	1	Reserved	-
1	0	Power on reset and LVD reset.	Power voltage is lower than LVD detecting level.
1	1	External reset	External reset pin detect low level status.

Finishing any reset sequence needs some time. The system provides complete procedures to make the power on reset successful. For different oscillator types, the reset time is different. That causes the VDD rise rate and start-up time of different oscillator is not fixed. RC type oscillator's start-up time is very short, but the crystal type is longer. Under client terminal application, users have to take care the power on reset time for the master terminal requirement. The reset timing diagram is as following.





#### 3.2 POWER ON RESET

The power on reset depend no LVD operation for most power-up situations. The power supplying to system is a rising curve and needs some time to achieve the normal voltage. Power on reset sequence is as following.

- **Power-up:** System detects the power voltage up and waits for power stable.
- External reset (only external reset pin enable): System checks external reset pin status. If external reset pin is not high level, the system keeps reset status and waits external reset pin released.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- Program executing: Power on sequence is finished and program executes from ORG 0.

#### 3.3 WATCHDOG RESET

Watchdog reset is a system protection. In normal condition, system works well and clears watchdog timer by program. Under error condition, system is in unknown situation and watchdog can't be clear by program before watchdog timer overflow. Watchdog timer overflow occurs and the system is reset. After watchdog reset, the system restarts and returns normal mode. Watchdog reset sequence is as following.

- Watchdog timer status: System checks watchdog timer overflow status. If watchdog timer overflow occurs, the system is reset.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- Program executing: Power on sequence is finished and program executes from ORG 0.

Watchdog timer application note is as following.


- Before clearing watchdog timer, check I/O status and check RAM contents can improve system error.
- Don't clear watchdog timer in interrupt vector and interrupt service routine. That can improve main routine fail.
- Clearing watchdog timer program is only at one part of the program. This way is the best structure to enhance the watchdog timer function.
- ★ Note: Please refer to the "WATCHDOG TIMER" about watchdog timer detail information.



#### 3.4 BROWN OUT RESET

#### 3.4.1 BROWN OUT DESCRIPTION

The brown out reset is a power dropping condition. The power drops from normal voltage to low voltage by external factors (e.g. EFT interference or external loading changed). The brown out reset would make the system not work well or executing program error.



**Brown Out Reset Diagram** 

The power dropping might through the voltage range that's the system dead-band. The dead-band means the power range can't offer the system minimum operation power requirement. The above diagram is a typical brown out reset diagram. There is a serious noise under the VDD, and VDD voltage drops very deep. There is a dotted line to separate the system working area. The above area is the system work well area. The below area is the system work error area called dead-band. V1 doesn't touch the below area and not effect the system operation. But the V2 and V3 is under the below area and may induce the system error occurrence. Let system under dead-band includes some conditions.

#### DC application:

The power source of DC application is usually using battery. When low battery condition and MCU drive any loading, the power drops and keeps in dead-band. Under the situation, the power won't drop deeper and not touch the system reset voltage. That makes the system under dead-band.

#### AC application:


In AC power application, the DC power is regulated from AC power source. This kind of power usually couples with AC noise that makes the DC power dirty. Or the external loading is very heavy, e.g. driving motor. The loading operating induces noise and overlaps with the DC power. VDD drops by the noise, and the system works under unstable power situation.

The power on duration and power down duration are longer in AC application. The system power on sequence protects the power on successful, but the power down situation is like DC low battery condition. When turn off the AC power, the VDD drops slowly and through the dead-band for a while.



#### 3.4.2 THE SYSTEM OPERATING VOLTAGE DECSRIPTION

To improve the brown out reset needs to know the system minimum operating voltage which is depend on the system executing rate and power level. Different system executing rates have different system minimum operating voltage. The electrical characteristic section shows the system voltage to executing rate relationship.



Normally the system operation voltage area is higher than the system reset voltage to VDD, and the reset voltage is decided by LVD detect level. The system minimum operating voltage rises when the system executing rate upper even higher than system reset voltage. The dead-band definition is the system minimum operating voltage above the system reset voltage.

#### 3.4.3 BROWN OUT RESET IMPROVEMENT

How to improve the brown reset condition? There are some methods to improve brown out reset as following.


- LVD reset
- Watchdog reset
- Reduce the system executing rate
- External reset circuit. (Zener diode reset circuit, Voltage bias reset circuit, External reset IC)

#### Note:

- 1. The "Zener diode reset circuit", "Voltage bias reset circuit" and "External reset IC" can completely improve the brown out reset, DC low battery and AC slow power down conditions.
- 2. For AC power application and enhance EFT performance, the system clock is 4MHz/4 (1 mips) and use external reset (" Zener diode reset circuit", "Voltage bias reset circuit", "External reset IC"). The structure can improve noise effective and get good EFT characteristic.



#### LVD reset:



The LVD (low voltage detector) is built-in Sonix 8-bit MCU to be brown out reset protection. When the VDD drops and is below LVD detect voltage, the LVD would be triggered, and the system is reset. The LVD detect level is different by each MCU. The LVD voltage level is a point of voltage and not easy to cover all dead-band range. Using LVD to improve brown out reset is depend on application requirement and environment. If the power variation is very deep, violent and trigger the LVD, the LVD can be the protection. If the power variation can touch the LVD detect level and make system work error, the LVD can't be the protection and need to other reset methods. More detail LVD information is in the electrical characteristic section.

#### Watchdog reset:

The watchdog timer is a protection to make sure the system executes well. Normally the watchdog timer would be clear at one point of program. Don't clear the watchdog timer in several addresses. The system executes normally and the watchdog won't reset system. When the system is under dead-band and the execution error, the watchdog timer can't be clear by program. The watchdog is continuously counting until overflow occurrence. The overflow signal of watchdog timer triggers the system to reset, and the system return to normal mode after reset sequence. This method also can improve brown out reset condition and make sure the system to return normal mode. If the system reset by watchdog and the power is still in dead-band, the system reset sequence won't be successful and the system stays in reset status until the power return to normal range.

#### Reduce the system executing rate:

If the system rate is fast and the dead-band exists, to reduce the system executing rate can improve the dead-band. The lower system rate is with lower minimum operating voltage. Select the power voltage that's no dead-band issue and find out the mapping system rate. Adjust the system rate to the value and the system exits the dead-band issue. This way needs to modify whole program timing to fit the application requirement.

#### **External reset circuit:**

The external reset methods also can improve brown out reset and is the complete solution. There are three external reset circuits to improve brown out reset including "Zener diode reset circuit", "Voltage bias reset circuit" and "External reset IC". These three reset structures use external reset signal and control to make sure the MCU be reset under power dropping and under dead-band. The external reset information is described in the next section.



#### 3.5 EXTERNAL RESET


External reset function is controlled by "Reset\_Pin" code option. Set the code option as "Reset" option to enable external reset function. External reset pin is Schmitt Trigger structure and low level active. The system is running when reset pin is high level voltage input. The reset pin receives the low voltage and the system is reset. The external reset operation actives in power on and normal running mode. During system power-up, the external reset pin must be high level input, or the system keeps in reset status. External reset sequence is as following.

- External reset (only external reset pin enable): System checks external reset pin status. If external reset pin is not high level, the system keeps reset status and waits external reset pin released.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- **Program executing:** Power on sequence is finished and program executes from ORG 0.

The external reset can reset the system during power on duration, and good external reset circuit can protect the system to avoid working at unusual power condition, e.g. brown out reset in AC power application...

#### 3.6 EXTERNAL RESET CIRCUIT

#### 3.6.1 Simply RC Reset Circuit




This is the basic reset circuit, and only includes R1 and C1. The RC circuit operation makes a slow rising signal into reset pin as power up. The reset signal is slower than VDD power up timing, and system occurs a power on signal from the timing difference.

Note: The reset circuit is no any protection against unusual power or brown out reset.




#### 3.6.2 Diode & RC Reset Circuit



This is the better reset circuit. The R1 and C1 circuit operation is like the simply reset circuit to make a power on signal. The reset circuit has a simply protection against unusual power. The diode offers a power positive path to conduct higher power to VDD. It is can make reset pin voltage level to synchronize with VDD voltage. The structure can improve slight brown out reset condition.

Note: The R2 100 ohm resistor of "Simply reset circuit" and "Diode & RC reset circuit" is necessary to limit any current flowing into reset pin from external capacitor C in the event of reset pin breakdown due to Electrostatic Discharge (ESD) or Electrical Over-stress (EOS).


#### 3.6.3 Zener Diode Reset Circuit



The zener diode reset circuit is a simple low voltage detector and can **improve brown out reset condition completely**. Use zener voltage to be the active level. When VDD voltage level is above "Vz + 0.7V", the C terminal of the PNP transistor outputs high voltage and MCU operates normally. When VDD is below "Vz + 0.7V", the C terminal of the PNP transistor outputs low voltage and MCU is in reset mode. Decide the reset detect voltage by zener specification. Select the right zener voltage to conform the application.



#### 3.6.4 Voltage Bias Reset Circuit




The voltage bias reset circuit is a low cost voltage detector and can **improve brown out reset condition completely**. The operating voltage is not accurate as zener diode reset circuit. Use R1, R2 bias voltage to be the active level. When VDD voltage level is above or equal to "0.7V x (R1 + R2) / R1", the C terminal of the PNP transistor outputs high voltage and MCU operates normally. When VDD is below "0.7V x (R1 + R2) / R1", the C terminal of the PNP transistor outputs low voltage and MCU is in reset mode.

Decide the reset detect voltage by R1, R2 resistances. Select the right R1, R2 value to conform the application. In the circuit diagram condition, the MCU's reset pin level varies with VDD voltage variation, and the differential voltage is 0.7V. If the VDD drops and the voltage lower than reset pin detect level, the system would be reset. If want to make the reset active earlier, set the R2 > R1 and the cap between VDD and C terminal voltage is larger than 0.7V. The external reset circuit is with a stable current through R1 and R2. For power consumption issue application, e.g. DC power system, the current must be considered to whole system power consumption.

\* Note: Under unstable power condition as brown out reset, "Zener diode rest circuit" and "Voltage bias reset circuit" can protects system no any error occurrence as power dropping. When power drops below the reset detect voltage, the system reset would be triggered, and then system executes reset sequence. That makes sure the system work well under unstable power situation.



#### 3.6.5 External Reset IC



The external reset circuit also use external reset IC to enhance MCU reset performance. This is a high cost and good effect solution. By different application and system requirement to select suitable reset IC. The reset circuit can improve all power variation.




# 4 SYSTEM CLOCK

#### 4.1 OVERVIEW

The micro-controller is a single clock system. The high-speed clock is generated from the external oscillator circuit. The high-speed clock can be system clock (Fosc). The system clock is divided by 4 to be the instruction cycle (Fcpu).

Normal Mode (High Clock): Fcpu = Fhosc/4.

# 4.2 CLOCK BLOCK DIAGRAM



- HOSC: High Clk code option.
- Fhosc: External high-speed clock.
- Fosc: System clock source.
- Fcpu: Instruction cycle.

#### 4.3 OSCM REGISTER

The OSCM register is an oscillator control register. It controls oscillator status, system mode.

0CAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OSCM	0	0	0	0	CPUM0	0	0	0
Read/Write	-	-	-	-	R/W	-	-	-
After reset	-	-	-	-	0	-	-	-

Bit 3 **CPUM0:** Power down mode (sleep mode) control bit.

0 = normal.

1 = power down mode (sleep mode).

Example: When entering the power down mode (sleep mode), high-speed oscillator will be stopped.

BOBSET FCPUMO

; To stop external high-speed oscillator called power down

; mode (sleep mode).




# 4.4 SYSTEM HIGH CLOCK


The system high clock is from external oscillator. The high clock type is controlled by "High\_Clk" code option.


High_Clk Code Option	Description
RC	The high clock is external RC type oscillator. XOUT pin is general purpose I/O pin.
12M	The high clock is external high speed oscillator. The typical frequency is 12MHz.
4M	The high clock is external oscillator. The typical frequency is 4MHz.

#### 4.4.1 EXTERNAL HIGH CLOCK

External high clock includes three modules (Crystal/Ceramic, RC and external clock signal). The high clock oscillator module is controlled by High\_Clk code option. The start up time of crystal/ceramic and RC type oscillator is different. RC type oscillator's start-up time is very short, but the crystal's is longer. The oscillator start-up time decides reset time length.










#### 4.4.1.1 CRYSTAL/CERAMIC


Crystal/Ceramic devices are driven by XIN, XOUT pins. For high/normal/low frequency, the driving currents are different. High\_Clk code option supports different frequencies. 12M option is for high speed (ex. 12MHz). 4M option is for normal speed (ex. 4MHz). 32K option is for low speed (ex. 32768Hz).



Note: Connect the Crystal/Ceramic and C as near as possible to the XIN/XOUT/VSS pins of micro-controller.

#### 4.4.1.2 RC

Selecting RC oscillator is by RC option of High\_Clk code option. RC type oscillator's frequency is up to 10MHz. Using "R" value is to change frequency. 50P~100P is good value for "C". XOUT pin is general purpose I/O pin.




Note: Connect the R and C as near as possible to the VDD pin of micro-controller.



#### 4.4.1.3 EXTERNAL CLOCK SIGNAL

Selecting external clock signal input to be system clock is by RC option of High\_Clk code option. The external clock signal is input from XIN pin. XOUT pin is general purpose I/O pin.



▶ Note: The GND of external oscillator circuit must be as near as possible to VSS pin of micro-controller.

#### 4.4.2 SYSTEM CLOCK MEASUREMENT

Under design period, the users can measure system clock speed by software instruction cycle (Fcpu). This way is useful in RC mode.

> Example: Fcpu instruction cycle of external oscillator.

	B0BSET	P0M.0	; Set P0.0 to be output mode for outputting Fcpu toggle signal.
@@:	B0BSET B0BCLR JMP	P0.0 P0.0 @B	; Output Fcpu toggle signal in low-speed clock mode. ; Measure the Fcpu frequency by oscilloscope.

\* Note: Do not measure the RC frequency directly from XIN; the probe impendence will affect the RC frequency.




# 5 SYSTEM OPERATION MODE

# 5.1 OVERVIEW

The chip is featured with low power consumption by switching around two different modes as following.

- Normal mode (High-speed mode)
- Power-down mode (Sleep mode)



**System Mode Switching Diagram** 

Operating mode description

MODE	NORMAL	POWER DOWN (SLEEP)	REMARK
EHOSC	Running	Stop	
CPU instruction	Executing	Stop	
TC0 timer	*Active	Inactive	* Active if TC0ENB=1
Watchdog timer	By Watch_Dog Code option	By Watch_Dog Code option	Refer to code option description
Internal interrupt	All active	All inactive	
External interrupt	All active	All inactive	
Wakeup source	-	P0, P1, Reset	

EHOSC: External high clock

# 5.2 SYSTEM MODE SWITCHING

Example: Switch normal/slow mode to power down (sleep) mode.

BOBSET FCPUMO ; Set CPUMO = 1.

Note: During the sleep, only the wakeup pin and reset can wakeup the system back to the normal mode.



#### 5.3 WAKEUP

#### 5.3.1 OVERVIEW

Under power down mode (sleep mode), program doesn't execute. The wakeup trigger can wake the system up to normal mode. The wakeup trigger sources are external trigger (P0, P1 level change).

Power down mode is waked up to normal mode. The wakeup trigger is only external trigger (P0, P1 level change)

#### **5.3.2 WAKEUP TIME**

When the system is in power down mode (sleep mode), the high clock oscillator stops. When waked up from power down mode, MCU waits for 4096 external high-speed oscillator clocks as the wakeup time to stable the oscillator circuit. After the wakeup time, the system goes into the normal mode.

The value of the wakeup time is as the following.

The Wakeup time = 1/Fosc \* 4096 (sec) + high clock start-up time

- Note: The high clock start-up time is depended on the VDD and oscillator type of high clock.
- Example: In power down mode (sleep mode), the system is waked up. After the wakeup time, the system goes into normal mode. The wakeup time is as the following.

The wakeup time = 1/Fosc \* 4096 = 1.024 ms (Fosc = 4MHz)

The total wakeup time = 1.024ms + oscillator start-up time



#### **5.3.3 P1W WAKEUP CONTROL REGISTER**

Under power down mode (sleep mode) and green mode, the I/O ports with wakeup function are able to wake the system up to normal mode. The Port 0 and Port 1 have wakeup function. Port 0 wakeup function always enables, but the Port 1 is controlled by the P1W register.

0C0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1W	-	-	P15W	P14W	P13W	P12W	P11W	P10W
Read/Write	-	-	W	W	W	W	W	W
After reset	-	-	0	0	0	0	0	0

Bit[5:0] **P10W~P15W:** Port 1 wakeup function control bits.

0 = Disable P1n wakeup function.


1 = Enable P1n wakeup function.



# 6 INTERRUPT

#### 6.1 OVERVIEW

This MCU provides two interrupt sources, including one internal interrupt (TC0) and one external interrupt (INT0). The external interrupt can wakeup the chip while the system is switched from power down mode to high-speed normal mode. Once interrupt service is executed, the GIE bit in STKP register will clear to "0" for stopping other interrupt request. On the contrast, when interrupt service exits, the GIE bit will set to "1" to accept the next interrupts' request. All of the interrupt request signals are stored in INTRQ register.



Note: The GIE bit must enable during all interrupt operation.

#### 6.2 INTEN INTERRUPT ENABLE REGISTER

INTEN is the interrupt request control register including one internal interrupts, one external interrupts enable control bits. One of the register to be set "1" is to enable the interrupt request function. Once of the interrupt occur, the stack is incremented and program jump to ORG 8 to execute interrupt service routines. The program exits the interrupt service routine when the returning interrupt service routine instruction (RETI) is executed.

0C9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTEN	-	-	TC0IEN	-	-	-	-	P00IEN
Read/Write	-	-	R/W	-	-	-	-	R/W
After reset	-	-	0	-	-	-	-	0

Bit 0 **P00IEN:** External P0.0 interrupt (INT0) control bit.

0 = Disable INT0 interrupt function.1 = Enable INT0 interrupt function.

Bit 5 **TC0IEN:** TC0 timer interrupt control bit.

0 = Disable TC0 interrupt function.1 = Enable TC0 interrupt function.



#### 6.3 INTRQ INTERRUPT REQUEST REGISTER

INTRQ is the interrupt request flag register. The register includes all interrupt request indication flags. Each one of the interrupt requests occurs, the bit of the INTRQ register would be set "1". The INTRQ value needs to be clear by programming after detecting the flag. In the interrupt vector of program, users know the any interrupt requests occurring by the register and do the routine corresponding of the interrupt request.

0C8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTRQ	-	-	TC0IRQ	-	-	-	-	P00IRQ
Read/Write	-	-	R/W	-	-	-	-	R/W
After reset	ı	ı	0	-	-	-	ı	0

Bit 0 **P00IRQ:** External P0.0 interrupt (INT0) request flag.

0 = None INT0 interrupt request.

1 = INT0 interrupt request.

Bit 5 **TC0IRQ:** TC0 timer interrupt request flag.

0 = None TC0 interrupt request.

1 = TC0 interrupt request.

#### 6.4 GIE GLOBAL INTERRUPT OPERATION

GIE is the global interrupt control bit. All interrupts start work after the GIE = 1 It is necessary for interrupt service request. One of the interrupt requests occurs, and the program counter (PC) points to the interrupt vector (ORG 8) and the stack add 1 level.

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	-	-	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	-	R/W	R/W
After reset	0	-	-	-	-	-	1	1

Bit 7 **GIE:** Global interrupt control bit.

0 = Disable global interrupt.

1 = Enable global interrupt.

Example: Set global interrupt control bit (GIE).

B0BSET FGIE ; Enable GIE

Note: The GIE bit must enable during all interrupt operation.



# 6.5 PUSH, POP ROUTINE

When any interrupt occurs, system will jump to ORG 8 and execute interrupt service routine. It is necessary to save ACC, PFLAG data. The chip includes "PUSH", "POP" for in/out interrupt service routine. The two instruction save and load **ACC**, **PFLAG** data into buffers and avoid main routine error after interrupt service routine finishing.

- Note: "PUSH", "POP" instructions save and load ACC/PFLAG without (NT0, NPD). PUSH/POP buffer is an unique buffer and only one level.
- Example: Store ACC and PAFLG data by PUSH, POP instructions when interrupt service routine executed.

ORG 0 JMP START

ORG 8

JMP INT\_SERVICE

ORG 10H

START:

...

INT\_SERVICE:

PUSH ; Save ACC and PFLAG to buffers.

• • •

POP ; Load ACC and PFLAG from buffers.

RETI ; Exit interrupt service vector

**ENDP** 



# 6.6 INTO (PO.0) INTERRUPT OPERATION

When the INT0 trigger occurs, the P00IRQ will be set to "1" no matter the P00IEN is enable or disable. If the P00IEN = 1 and the trigger event P00IRQ is also set to be "1". As the result, the system will execute the interrupt vector (ORG 8). If the P00IEN = 0 and the trigger event P00IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the P00IRQ is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

Note: The interrupt trigger direction of P0.0 is control by PEDGE register.

0BFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PEDGE	-	-	-	P00G1	P00G0	-	-	-
Read/Write	-	-	-	R/W	R/W	-	-	-
After reset	-	-	-	1	0	-	-	-

Bit[4:3] **P00G[1:0]:** P0.0 interrupt trigger edge control bits.

00 = reserved.

01 = rising edge.

10 = falling edge.

11 = rising/falling bi-direction (Level change trigger).

> Example: Setup INT0 interrupt request and bi-direction edge trigger.

MOV A, #18H

B0MOV PEDGE, A ; Set INT0 interrupt trigger as bi-direction edge.

B0BSET FP00IEN ; Enable INT0 interrupt service B0BCLR FP00IRQ ; Clear INT0 interrupt request flag

B0BSET FGIE : Enable GIE

> Example: INT0 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT\_SERVICE

INT\_SERVICE:

. ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FP00IRQ ; Check P00IRQ

JMP EXIT\_INT ; P00IRQ = 0, exit interrupt vector

B0BCLR FP00IRQ : Reset P00IRQ

... ; INTO interrupt service routine

EXIT INT:

; Pop routine to load ACC and PFLAG from buffers.

RETI ; Exit interrupt vector



#### 6.7 TC0 INTERRUPT OPERATION

When the TC0C counter overflows, the TC0IRQ will be set to "1" no matter the TC0IEN is enable or disable. If the TC0IEN and the trigger event TC0IRQ is set to be "1". As the result, the system will execute the interrupt vector. If the TC0IEN = 0, the trigger event TC0IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the TC0IEN is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

Example: TC0 interrupt request setup.

B0BCLR FTC0IEN ; Disable TC0 interrupt service B0BCLR FTC0ENB : Disable TC0 timer

BUBCLR FICUENB ; DISABle ICU time

MOV A, #20H ;

B0MOV TC0M, A ; Set TC0 clock = Fcpu / 64 MOV A, #74H ; Set TC0C initial value = 74H B0MOV TC0C, A ; Set TC0 interval = 10 ms

B0BSET FTC0IEN ; Enable TC0 interrupt service B0BCLR FTC0IRQ ; Clear TC0 interrupt request flag

B0BSET FTC0ENB ; Enable TC0 timer

B0BSET FGIE ; Enable GIE

> Example: TC0 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT\_SERVICE

INT\_SERVICE:

. ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FTC0IRQ ; Check TC0IRQ

JMP EXIT\_INT ; TC0IRQ = 0, exit interrupt vector

B0BCLR FTC0IRQ ; Reset TC0IRQ

MOV A, #74H B0MOV TC0C, A ; Reset TC0C.

... ; TC0 interrupt service routine

EXIT\_INT:

... ; Pop routine to load ACC and PFLAG from buffers.

RETI ; Exit interrupt vector



# 6.8 MULTI-INTERRUPT OPERATION

Under certain condition, the software designer uses more than one interrupt requests. Processing multi-interrupt request requires setting the priority of the interrupt requests. The IRQ flags of interrupts are controlled by the interrupt event. Nevertheless, the IRQ flag "1" doesn't mean the system will execute the interrupt vector. In addition, which means the IRQ flags can be set "1" by the events without enable the interrupt. Once the event occurs, the IRQ will be logic "1". The IRQ and its trigger event relationship is as the below table.

Interrupt Name	Trigger Event Description					
P00IRQ	P0.0 trigger controlled by PEDGE					
TC0IRQ	TC0C overflow					

For multi-interrupt conditions, two things need to be taking care of. One is to set the priority for these interrupt requests. Two is using IEN and IRQ flags to decide which interrupt to be executed. Users have to check interrupt control bit and interrupt request flag in interrupt routine.

#### Example: Check the interrupt request under multi-interrupt operation

ORG 8 ; Interrupt vector

JMP INT SERVICE

INT\_SERVICE:

.. ; Push routine to save ACC and PFLAG to buffers.

INTP00CHK: ; Check INT0 interrupt request

B0BTS1 FP00IEN ; Check P00IEN

JMP INTTC0CHK ; Jump check to next interrupt

BOBTSO FPOOIRQ ; Check POOIRQ

JMP INTP00 ; Jump to INT0 interrupt service routine

INTTC0CHK: ; Check TC0 interrupt request

B0BTS1FTC0IEN; Check TC0IENJMPINT\_EXIT; Jump to exit of IRQ

B0BTS0 FTC0IRQ ; Check TC0IRQ

JMP INTTC0 ; Jump to TC0 interrupt service routine

INT\_EXIT:

... ; Pop routine to load ACC and PFLAG from buffers.

RETI ; Exit interrupt vector



# I/O PORT

# **I/O PORT MODE**

The port direction is programmed by PnM register. All I/O ports can select input or output direction.

0B8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0M	-	-	-	-	-	-	-	P00M
Read/Write	-	-	-	-	-	-	-	R/W
After reset	-	-	-	-	-	-	-	0

0C1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1M	-	-	-	P14M	P13M	P12M	P12M	P10M
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	0	0	0	0	0

0C5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5M	P57M	P56M	P55M	P54M	P53M	P52M	P51M	P50M
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

Bit[7:0] **PnM[7:0]:** Pn mode control bits. (n =  $0\sim5$ ).

0 = Pn is input mode.

1 = Pn is output mode.

- Note:
- 1. Users can program them by bit control instructions (B0BSET, B0BCLR).
- 2. P1.5 is input only pin, and the P1M.5 keeps "1".
- Example: I/O mode selecting

**CLR** P<sub>0</sub>M **CLR** P<sub>1</sub>M CLR P5M ; Set all ports to be input mode.

; Set all ports to be output mode.

MOV A, #0FFH **B0MOV** P0M, A **B0MOV** P1M, A **B0MOV** P5M. A

**B0BCLR** P1M.2 ; Set P1.2 to be input mode.

**BOBSET** P1M.2 ; Set P1.2 to be output mode.



# 7.2 I/O PULL UP REGISTER

0E0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0UR	-	-	-	-	-	-	-	P00R
Read/Write	-	-	-	-	-	-	-	W
After reset	-	-	-	-	-	-	-	0

0E1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1UR	-	-	-	P14R	P13R	P12R	P11R	P10R
Read/Write	-	-	-	W	W	W	W	W
After reset	-	-	-	0	0	0	0	0

0E5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5UR	P57R	P56R	P55R	P54R	P53R	P52R	P51R	P50R
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

Note: P1.5 is input only pin and without pull-up resister. The P1UR.5 keeps "1".

#### > Example: I/O Pull up Register


MOV A, #0FFH ; Enable Port0, 1, 5 Pull-up register,

B0MOV P0UR, A B0MOV P1UR, A B0MOV P5UR, A



#### 7.3 I/O OPEN-DRAIN REGISTER

P1.0 is built-in open-drain function. P1.0 must be set as output mode when enable P1.0 open-drain function. Open-drain external circuit is as following.



The pull-up resistor is necessary. Open-drain output high is driven by pull-up resistor. Output low is sunken by MCU's pin.

0E9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P10C	-	-	-	-	-	-	-	P100C
Read/Write	-	-	-	-	-	-	-	W
After reset	-	Ī	-	_	-	-	-	0

Bit 0 **P100C:** P1.0 open-drain control bit

**B0MOV** 

0 = Disable open-drain mode1 = Enable open-drain mode

> Example: Enable P1.0 to open-drain mode and output high.

P10C, A

B0BSET P1.0 ; Set P1.0 buffer high.

B0BSET P10M ; Enable P1.0 output mode.
MOV A, #01H ; Enable P1.0 open-drain function.

Note: P10C is write only register. Setting P100C must be used "MOV" instructions.

**Example: Disable P1.0 to open-drain mode and output low.** 

MOV A, #0 ; Disable P1.0 open-drain function. B0MOV P1OC, A

Note: After disable P1.0 open-drain function, P1.0 mode returns to last I/O mode.



# 7.4 I/O PORT DATA REGISTER

0D0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	-	-	-	-	-	-	-	P00
Read/Write	-	-	-	-	-	-	-	R/W
After reset	-	-	-	-	-	-	-	0

0D1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1	-	-	P15	P14	P13	P12	P11	P10
Read/Write	-	-	R	R/W	R/W	R/W	R/W	R/W
After reset	-	-	0	0	0	0	0	0

0D5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5	P57	P56	P55	P54	P53	P52	P51	P50
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

★ Note: The P15 keeps "1" when external reset enable by code option.

> Example: Read data from input port.

B0MOV A, P0 ; Read data from Port 0 B0MOV A, P1 ; Read data from Port 1 B0MOV A, P5 ; Read data from Port 5

> Example: Write data to output port.

MOV A, #0FFH ; Write data FFH to all Port.

B0MOV P0, A B0MOV P1, A B0MOV P5, A

> Example: Write one bit data to output port.

B0BSET P1.3; Set P1.3 and P5.5 to be "1".

B0BSET P5.5

B0BCLR P1.3 ; Set P1.3 and P5.5 to be "0".

B0BCLR P5.5



# 8 TIMERS

#### 8.1 WATCHDOG TIMER

The watchdog timer (WDT) is a binary up counter designed for monitoring program execution. If the program goes into the unknown status by noise interference, WDT overflow signal raises and resets MCU. Watchdog clock controlled by code option and the clock source is internal low-speed oscillator (16KHz @3V, 32KHz @5V).

Watchdog overflow time = 8192 / Internal Low-Speed oscillator (sec).

VDD	Internal Low RC Freq.	Watchdog Overflow Time
3V	16KHz	512ms
5V	32KHz	256ms

\* Note: If watchdog is "Always\_On" mode, it keeps running event under power down mode or green mode.

Watchdog clear is controlled by WDTR register. Moving 0x5A data into WDTR is to reset watchdog timer.

0CCH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WDTR	WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top of the main routine of the program.

Main:

MOV B0MOV	A,#5AH WDTR,A	; Clear the watchdog timer.
CALL CALL	SUB1 SUB2	
 JMP	MAIN	



Watchdog timer application note is as following.

- Before clearing watchdog timer, check I/O status and check RAM contents can improve system error.
- Don't clear watchdog timer in interrupt vector and interrupt service routine. That can improve main routine fail.
- Clearing watchdog timer program is only at one part of the program. This way is the best structure to enhance the watchdog timer function.
- Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top of the main routine of the program.

Main: Err:	  JMP \$		; Check I/O. ; Check RAM ; I/O or RAM error. Program jump here and don't ; clear watchdog. Wait watchdog timer overflow to reset IC.
Correct:	B0BSET	FWDRST	; I/O and RAM are correct. Clear watchdog timer and ; execute program. ; Only one clearing watchdog timer of whole program.
	CALL CALL 	SUB1 SUB2	
	JMP	MAIN	




# 8.2 TIMER/COUNTER 0 (TC0)

#### 8.2.1 OVERVIEW

The TC0 is an 8-bit binary up counting timer with double buffers. TC0 has two clock sources including internal clock and external clock for counting a precision time. The internal clock source is from Fcpu. The external clock is INT0 from P0.0 pin (Falling edge trigger). Using TC0M register selects TC0C's clock source from internal or external. If TC0 timer occurs an overflow, it will continue counting and issue a time-out signal to trigger TC0 interrupt to request interrupt service. TC0 overflow time is 0xFF to 0X00 normally.

The main purposes of the TC0 timer is as following.

- **8-bit programmable up counting timer:** Generates interrupts at specific time intervals based on the selected clock frequency.
- **External event counter:** Counts system "events" based on falling edge detection of external clock signals at the INTO input pin.
- Buzzer output





#### **8.2.2 TC0M MODE REGISTER**

0DAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0M	TC0ENB	TC0rate2	TC0rate1	TC0rate0	TC0CKS	ALOAD0	TC0OUT	-
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-
After reset	0	0	0	0	0	0	0	-

Bit 1 **TC00UT:** TC0 time out toggle signal output control bit.

0 = Disable, P5.4 is I/O function.

1 = Enable, P5.4 is output TC0OUT signal.

Bit 2 ALOAD0: Auto-reload control bit.

0 = Disable TC0 auto-reload function.

1 = Enable TC0 auto-reload function.

Bit 3 **TC0CKS:** TC0 clock source select bit.

0 = Internal clock (Fcpu or Fosc). 1 = External clock from P0.0/INT0 pin.

Bit [6:4] TC0RATE[2:0]: TC0 internal clock select bits.

000 = fcpu/256.

001 = fcpu/128.

110 = fcpu/4.

111 = fcpu/2.

Bit 7 **TC0ENB:** TC0 counter control bit.

0 = Disable TC0 timer.

1 = Enable TC0 timer.

\* Note: When TC0CKS=1, TC0 became an external event counter and TC0RATE is useless. No more P0.0 interrupt request will be raised. (P0.0IRQ will be always 0).



#### **8.2.3 TC0C COUNTING REGISTER**

TC0C is an 8-bit counter register for TC0 interval time control.

0DBH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0C	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1	TC0C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

The equation of TC0C initial value is as following.

TC0C initial value = 256 - (TC0 interrupt interval time \* input clock)

Example: To set 10ms interval time for TC0 interrupt. TC0 clock source is Fcpu (TC0KS=0). High clock is external 4MHz. Fcpu=Fosc/4. Select TC0RATE=010 (Fcpu/64).

#### The basic timer table interval time of TC0.

TCOBATE	TC0CLOCK	High speed mode	(Fcpu = 4MHz / 4)	Low speed mode (Fcpu = 32768Hz / 4)		
TOURATE	TOOCLOCK	Max overflow interval	One step = max/256	Max overflow interval	One step = max/256	
000	Fcpu/256	65.536 ms	256 us	8000 ms	31250 us	
001	Fcpu/128	32.768 ms	128 us	4000 ms	15625 us	
010	Fcpu/64	16.384 ms	64 us	2000 ms	7812.5 us	
011	Fcpu/32	8.192 ms	32 us	1000 ms	3906.25 us	
100	Fcpu/16	4.096 ms	16 us	500 ms	1953.125 us	
101	Fcpu/8	2.048 ms	8 us	250 ms	976.563 us	
110	Fcpu/4	1.024 ms	4 us	125 ms	488.281 us	
111	Fcpu/2	0.512 ms	2 us	62.5 ms	244.141 us	



#### 8.2.4 TCOR AUTO-LOAD REGISTER

TC0 timer is with auto-load function controlled by ALOAD0 bit of TC0M. When TC0C overflow occurring, TC0R value will load to TC0C by system. It is easy to generate an accurate time, and users don't reset TC0C during interrupt service routine.

TC0 is double buffer design. If new TC0R value is set by program, the new value is stored in 1<sup>st</sup> buffer. Until TC0 overflow occurs, the new value moves to real TC0R buffer. This way can avoid TC0 interval time error and glitch in Buzzer output.

0CDH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0R	TC0R7	TC0R6	TC0R5	TC0R4	TC0R3	TC0R2	TC0R1	TC0R0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

The equation of TC0R initial value is as following.


Example: To set 10ms interval time for TC0 interrupt. TC0 clock source is Fcpu (TC0KS=0). High clock is external 4MHz. Fcpu=Fosc/4. Select TC0RATE=010 (Fcpu/64).

TCOR initial value = N - (TC0 interrupt interval time \* input clock)  
= 
$$256 - (10ms * 4MHz / 4 / 64)$$
  
=  $256 - (10^{-2} * 4 * 10^{6} / 4 / 64)$   
=  $100$   
=  $64H$ 



# 8.2.5 TC0 CLOCK FREQUENCY OUTPUT (BUZZER)

Buzzer output (TC0OUT) is from TC0 timer/counter frequency output function. By setting the TC0 clock frequency, the clock signal is output to P5.4 and the P5.4 general purpose I/O function is auto-disable. The TC0OUT frequency is divided by 2 from TC0 interval time. TC0OUT frequency is 1/2 TC0 frequency. The TC0 clock has many combinations and easily to make difference frequency. The TC0OUT frequency waveform is as following.



Example: Setup TC0OUT output from TC0 to TC0OUT (P5.4). The external high-speed clock is 4MHz. The TC0OUT frequency is 0.5KHz. Because the TC0OUT signal is divided by 2, set the TC0 clock to 1KHz. The TC0 clock source is from external oscillator clock. T0C rate is Fcpu/4. The TC0RATE2~TC0RATE1 = 110. TC0C = TC0R = 131.

MOV B0MOV	A,#01100000B TC0M,A	; Set the TC0 rate to Fcpu/4
MOV B0MOV B0MOV	A,#131 TC0C,A TC0R,A	; Set the auto-reload reference value
BOBSET BOBSET BOBSET	FTC0OUT FALOAD1 FTC0ENB	; Enable TC0 output to P5.4 and disable P5.4 I/O function ; Enable TC0 auto-reload function ; Enable TC0 timer



#### **8.2.6 TC0 TIMER OPERATION SEQUENCE**

TC0 timer operation includes timer interrupt, event counter and TC0OUT. The sequence of setup TC0 timer is as following.

Stop TC0 timer counting, disable TC0 interrupt function and clear TC0 interrupt request flag.

B0BCLR FTC0ENB ; TC0 timer and TC0OUT

B0BCLR FTC0IEN ; TC0 interrupt function is disabled.
B0BCLR FTC0IRQ ; TC0 interrupt request flag is cleared.

Set TC0 timer rate. (Besides event counter mode.)

MOV A, #0xxx0000b ;The TC0 rate control bits exist in bit4~bit6 of TC0M. The

; value is from x000xxxxb~x111xxxxb.

B0MOV TC0M,A ; TC0 interrupt function is disabled.

Set TC0 timer clock source.

; Select TC0 internal / external clock source.

B0BCLR FTC0CKS ; Select TC0 internal clock source.

or

BOBSET FTCOCKS ; Select TC0 external clock source.

Set TC0 timer auto-load mode.

BOBCLR FALOADO ; Enable TC0 auto reload function.

or

or

BOBSET FALOADO ; Disable TC0 auto reload function.

Set TC0 interrupt interval time or TC0OUT (Buzzer) frequency.

; Set TC0 interrupt interval time or TC0OUT (Buzzer) frequency.

MOV A,#7FH ; TC0C and TC0R value is decided by TC0 mode.

B0MOV TC0C,A ; Set TC0C value.

B0MOV TC0R,A ; Set TC0R value under auto-reload mode.

Set TC0 timer function mode.

B0BSET FTC0IEN ; Enable TC0 interrupt function.

B0BSET

BOBSET FTCOOUT ; Enable TCOOUT (Buzzer) function.

Enable TC0 timer.

BOBSET FTC0ENB ; Enable TC0 timer.



# **INSTRUCTION TABLE**

MOV	Field	Mnemo	nic	Description	С	DC	Ζ	Cycle
M         MOV         M.A. M. M. M. M. (Chank D)         N. 1           V         BOMOV         A.M. A. M. (Chank D)         N. 1           E         MOV         A.J. A. ← I.         N. 1           E         MOV         A.J. A. ← I.         N. 1           E         MOV         A.J. A. ← I.         N. 1           XCH         A.M. A. ← A. M. M. M. M. I. M. I. "M' only supports 0x80-0x87 registers (e.g. PFLAG,R.Y.Z)         1           XCH         A.M. A. E. A. M. M. A. E. A. M. M. S. M. M. A. E. A. M. M. A. E. A. M. M. S. M. M. M. M. M. M. M. M. A. E. A. M. M. S. M.		MOV	A,M	$A \leftarrow M$	-	-	<b>√</b>	1
O         BOMOV         A.M. A. ← M. (bank 0)         -         -         -         N         1         -         N         1         -         N         1         - </td <td>М</td> <td>MOV</td> <td></td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td>1</td>	М	MOV			-	-	-	1
V   BOMOV   M.A   M   (bank 0) - A     -   -   -   -   -   -   -					-	-	1	1
E MOV A.I A.←.I. M' only supports 0x80-0x87 registers (e.g. PFLAG,R,Y,Z)	V				-	-	-	1
BBMOV M.I. M ← I. 'M' only supports 0x80-0x87 registers (e.g. PFLAG.R.Y.Z)	Е		A,I		-	-	-	1
XCH	1				-	-	-	1
BOXCH   A.M   A ←→M (bank 0)	1	XCH			-	-	-	1+N
MOVC		B0XCH			-	-	-	1+N
A DCC AM A A-A+M+C, if occur carry, then C=1, else C=0	1	MOVC			-	-	-	2
A DCC MA M - A + M + C, if occur carry, then C=1, else C=0		ADC	A,M	$A \leftarrow A + M + C$ , if occur carry, then C=1, else C=0	V	√	1	1
ADD	Α					√		1+N
I   ADD   M.A   M. ← A + M. If occur carry, then C=1, else C=0						√		1
T BOADD M.A M (bank 0) ← M (bank 0) + A, if occur carry, then C=1, else C=0	1				V	√		1+N
H ADD AJ A ← A + I. fl occur carry, then C=1, else C=0	Т				√	√		
M         SBC         AM         A ← A - M/C, if occur borrow, then C=0, else C=1         √	Н	ADD	A,I		<b>V</b>	√	<b>√</b>	1
E SBC MA M ← A - M - /C, if occur borrow, then C=0, else C=1	М	SBC				√		1
T         SUB         AM         A ← A - M, if occur borrow, then C = 0, else C = 1         √	Е					√		1+N
SUB   M.A   M.← A.M., if occur borrow, then C=0, else C=1	Т	SUB	A,M				1	1
C         SUB         A.I.         A ← A. I, if occur borrow, then C=0, else C=1         √         √         √         √         √         √         √         √         √         √         √         √         √         1           AND         A.M         A.A.         A and M         -         -         √         1 × 1           G         OR         A.M.         A.C.         A or M         -         -         √         1 × 1           G         OR         A.M.         A.C.         A or M         -         -         √         1 × 1           C         OR         A.I.         A.C.         A or M         -         -         √         1 × 1           XOR         M.A.         A.C.         A or M         -         -         √         1 × 1           XOR         A.A.         I.A.         A or M         -         -         √         1 × 1           XOR         A.A.         I.A.         A or M         -         -         √         1 × 1           XOR         A.A.         I.A.         A or M         -         -         √         1 × 1           SWAPM         M.         M.M.	1	SUB	M,A				1	1+N
AND   A,M   A ← A and M   -   -	С	SUB	A,I		_√	√		1
L AND M.A M ← A and M O AND A.I A ← A and I O R AM A ← A or M I OR M.A M ← A xor M I N M ← M ← A xor M I OR M.A M ← A xor M I N M ← M ← A xor M I OR M.A M ← A xor M I N M ← M ← A xor M I OR M.A M ← M ← A xor M I OR M.A M ← M ← A xor M I OR M.A M ← M ← A xor M I OR M.A M ← M ← A xor M I OR M.A M ← M ← A xor M I OR M.A M ← M ← A xor M I OR M.A M ← M ← A xor M I OR M.A M ← M ← A xor M I OR M.A M ← M ← A xor M I OR M.A M ← M ← A xor M I OR M.A M ← M ← A xor M I OR M.A M ← M ← A xor M I OR M.A M ← M ← A xor M I OR M.A M ← M ← A xor M I OR M.A M ← M ← A xor M I OR M.A M ← M ← A xor M I OR M.A M ← M ← A xor M I OR M.A M ← A xor M ← A xor M I OR M.A M ← A xor M ← A xor M I N M ← M ← A xor M ← A xor M ← A xor M I N M ← M ← A xor M ← A xor M ← A xor M I		AND	A,M		-	-	1	1
O	L				-	-		1+N
G   OR   A,M   A ← A or M   -   -   √   1	0				-	-	-	1
C	_				-	-	-	
C         OR         A,I         A ← A or I         √ 1           XOR         A,M         A ← A xor M         √ 1           XOR         M,A         M ← A xor M         √ 1           XOR         A,I         A ← A xor I         √ 1           SWAP         M         A (b3-b0, b7-b4) ← M(b7-b4, b3-b0)         1           P         SWAPM         M         M(b3-b0, b7-b4) ← M(b7-b4, b3-b0)         1           RRC         M         A ← RC M         √ 1           O         RRCM         M         A ← RC M           O         RRCM         M         A ← RC M           C         RLCM         M         A ← RC M           C         RLC         M         A ← RC M           S         BCLR         M.b         M ← O           S         BCLR         M.b         M.b ← O           BSET         M.b         M.b ← O         1+N           BOBSET         M.b         M(bank 0).b ← O         1+N           BOBSET         M.b         M(bank 0).b ← O         1+N           B         CMPRS         A,I         ZF,C ← A - I, If A = I, then skip next instruction         √ - √	1				-	-		1+N
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	С				-	-		
XOR   M,A   M ← A xor M     √   1+N	1				-	-	_	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-		1+N
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-		1
P         SWAPM         M         M(b3-b0, b7-b4) ← M(b7-b4, b3-b0)         -         -         -         -         -         1+N           O         RRC         M         A ← RRC M         √         -         -         1+N           O         RRCM         M         A ← RLC M         √         -         -         1+N           C         RLC         M         A ← RLC M         √         -         -         1+N           S         BCLR         M         M ← RLC M         √         -         -         1+N           S         BCLR         M.b         M.b         ←         -         -         1+N           BCLR         M.b         M.b         ←         -         -         -         1+N           BOBCLR         M.b         M.b         M.b         +         -         -         1+N           BOBCLR         M.b         M.b         M.b         -         -         -         1+N           BOBCLR         M.b         M.b         M.b         -         -         -         1+N           BOBSET         M.b         M.b         M.b         -         -         - <td></td> <td></td> <td></td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td>1</td>					-	-	-	1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Р				-	-		-
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				, , , , ,		-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						-	-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					<u> </u>	-	-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			M			-	-	1+N
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	s					-	-	1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	S		M.b		-	-	-	1+N
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			M.b		-	-	-	1+N
B0BSET   M.b   M(bank 0).b ← 1	1		M.b		-	-	-	1+N
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		B0BSET	M.b		-	-	-	1+N
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		CMPRS	A,I		V	-	V	1 + S
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	В				,			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-	-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				. , ., .,	-	-	-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-	-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-	-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				,	-	-	-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		B0BTS0	M.b				-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1		M.b	If M(bank 0).b = 1, then skip next instruction	-	-	-	1 + S
M       RET       PC ← Stack       -       -       2         I       RETI       PC ← Stack, and to enable global interrupt       -       -       -       2         S       PUSH       To push ACC and PFLAG (except NT0, NPD bit) into buffers.       -       -       -       1         C       POP       To pop ACC and PFLAG (except NT0, NPD bit) from buffers. $$ <td></td> <td></td> <td>d</td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td></td>			d		-	-	-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		CALL	d	Stack ← PC15~PC0, PC15/14 ← RomPages1/0, PC13~PC0 ← d	-	-	-	2
S PUSH To push ACC and PFLAG (except NT0, NPD bit) into buffers. $-$ - 1 C POP To pop ACC and PFLAG (except NT0, NPD bit) from buffers. $$ $$ $$ 1	M	RET		PC ← Stack	-	-	-	2
S PUSH To push ACC and PFLAG (except NT0, NPD bit) into buffers. $-$ - 1 C POP To pop ACC and PFLAG (except NT0, NPD bit) from buffers. $$ $$ $$ 1	- 1	RETI		PC ← Stack, and to enable global interrupt	-	-	-	2
C POP To pop ACC and PFLAG (except NT0, NPD bit) from buffers. $$ $$ $$ 1	S				-	-	-	1
NOP No operation 1	С	POP				√	<b>√</b>	1
		NOP		No operation		-	-	1

Note: 1. "M" is system register or RAM. If "M" is system registers then "N" = 0, otherwise "N" = 1. 2. If branch condition is true then "S = 1", otherwise "S = 0".



# 10 ELECTRICAL CHARACTERISTIC

# **10.1 ABSOLUTE MAXIMUM RATING**

Supply voltage (Vdd)	- 0.3V ~ 6.0V
Input in voltage (Vin)	
Operating ambient temperature (Topr)	
SN8P2622P, SN8P2622S, SN8P2622X	
SN8P2622PD. SN8P2622SD. SN8P2622XD	
Storage ambient temperature (Tstor)	-40°C ~ + 125°C

# **10.2 ELECTRICAL CHARACTERISTIC**

(All of voltages refer to Vss, Vdd = 5.0V, fosc = 4MHz,fcpu=1MHZ, ambient temperature is 25°C unless otherwise note.)

PARAMETER	SYM.	DESC	RIPTION	MIN.	TYP.	MAX.	UNIT
Operating voltage	Vdd	Normal mode, Vpp = Vd	d, 25℃	2.4	5.0	5.5	V
oporating voltage	100	Normal mode, Vpp = Vd	d, -40℃~85℃	2.5	5.0	5.5	V
RAM Data Retention voltage	Vdr			1.5	-	-	V
Vdd rise rate	Vpor	Vdd rise rate to ensure in	nternal power-on reset	0.05	-	-	V/ms
Input Low Voltage	ViL1	All input ports		Vss	-	0.3Vdd	V
iliput Low Voltage	ViL2	Reset pin		Vss	1	0.2Vdd	V
	ViH1	All input ports		0.7Vdd	-	Vdd	V
Input High Voltage	ViH2	Reset pin		0.9Vdd	1	Vdd	V
Reset pin leakage current	llekg	Vin = Vdd		-	-	2	uA
I/O port pull-up resistor	Rup	Vin = Vss , Vdd = 3V	100	200	300	ΚΩ	
i/O port pull-up resistor	Kup	Vin = Vss , Vdd = 5V		50	100	150	K\$2
I/O port input leakage current	llekg	Pull-up resistor disable, '	Vin = Vdd	-		2	uA
I/O output source current	IoH	Vop = Vdd - 0.5V		8	12	-	mA
sink current	loL	Vop = Vss + 0.5V		8	15	-	ША
INTn trigger pulse width	Tint0	INT0 interrupt request po	ulse width	2/fcpu	-	-	cycle
		normal Mode	Vdd= 5V, 4Mhz	-	2.5	5	mA
Supply Current	ldd1	(No loading, Fcpu = Fosc/4)	Vdd= 3V, 4Mhz		1	2	mA
,			Vdd= 5V, 25°C	-	0.8	1.6	uA
	ldd2	Sleep Mode	Vdd= 3V , 25 <i>°</i> C	-	0.7	1.4	uA
		Olcop Mode	Vdd= 5V, <i>-40°</i> C~85 <i>°</i> C	-	10	21	uA
			Vdd= 3V , -40°C~85°C	-	10	21	uA
LVD Voltage	Vdet0	Low voltage reset level.		1.5	2.1	2.3	V


<sup>\*</sup>These parameters are for design reference, not tested.



# **10.3 CHARACTERISTIC GRAPHS**

The Graphs in this section are for design guidance, not tested or guaranteed. In some graphs, the data presented are outside specified operating range. This is for information only and devices are guaranteed to operate properly only within the specified range.

#### **SN8P2622**





# 11 OTP PROGRAMMING PIN

# 11.1.1 The pin assignment of Easy Writer transition board socket:

Easy Writer JP1/JP2

VSS	2	1	VDD
CE	4	3	CLK/PGCLK
OE/ShiftDat	6	5	PGM/OTPCLK
D0	8	7	D1
D2	10	9	D3
D4	12	11	D5
D6	14	13	D7
VPP	16	15	VDD
RST	18	17	HLS
ALSB/PDB	20	19	_

JP1 for MP transition board

Easy Writer JP3 (Mapping to 48-pin text tool)

DIP1	1	48	DIP48							
DIP2	2	47	DIP47							
DIP3	3	46	DIP46							
DIP4	4	45	DIP45							
DIP5	5	44	DIP44							
DIP6	6	43	DIP43							
DIP7	7	42	DIP42							
DIP8	8	41	DIP41							
DIP9	9	40	DIP40							
DIP10	10	39	DIP39							
DIP11	11	38	DIP38							
DIP12	12	37	DIP38							
DIP13	13	36	DIP36							
DIP14	14	35	DIP35							
DIP15	15	34	DIP34							
DIP16	16	33	DIP33							
DIP17	17	32	DIP32							
DIP18	18	31	DIP31							
DIP19	19	30	DIP30							
DIP20	20	29	DIP29							
DIP21	21	28	DIP28							
DIP22	22	27	DIP27							
DIP23	23	26	DIP26							
DIP24	24	25	DIP25							
IP3 for N										

JP3 for MP transition board




# 11.1.2 Programming Pin Mapping:


		Prog	ramming I	nforma	ation of SN	N8P262	22		T T
Chi	Name		SN8P262		SN8P26				
		Writer inector			OTP IC	/ JP3 F	Pin Assigm	ent	
	Number	Name	Number	Pin	Number	Pin			
	1	VDD	14	VDD	15,16	VDD			
	2	GND	5	VSS	5,6	VSS			
	3	CLK	6	P5.0	7	P5.0			
	4	CE	-	-	-	-			
	5	PGM	17	P1.0	19	P1.0			
	6	OE	7	P5.1	8	P5.1			
	7	D1	-	-	-	-			
	8	D0	-	-	-	-			
	9	D3	-	-	-	-			
	10	D2	-	-	-	-			
	11	D5	ı	-	-	-			
	12	D4	ı	-	-	-			
	13	D7	ı	-	-	ı			
	14	D6	ı	-	-	ı			
	15	VDD	ı	-	-	ı			
	16	VPP	4	RST	4	RST			
	17	HLS	-	-	-	-			
	18	RST	ı	-	-	-			
	19	-	-	-		-			
	20	ALSB/PDB	18	P1.1	20	P1.1	_		



# 12 PACKAGE INFORMATION

#### 12.1.1 P-DIP 18 PIN






SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX	
STWIDULS		(inch)			(mm)		
Α	-	-	0.210	-	-	5.334	
A1	0.015	-	-	0.381	-	-	
A2	0.125	0.130	0.135	3.175	3.302	3.429	
D	0.880	0.900	0.920	22.352	22.860	23.368	
E		0.300			7.620		
E1	0.245	0.250	0.255	6.223	6.350	6.477	
L	0.115	0.130	0.150	2.921	3.302	3.810	
eВ	0.335	0.355	0.375	8.509	9.017	9.525	
θ°	<b>0</b> °	<b>7°</b>	15°	<b>0</b> °	7°	15°	




# 12.1.2 SOP 18 PIN



SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX
	(inch)			(mm)		
Α	0.093	0.099	0.104	2.362	2.502	2.642
A1	0.004	0.008	0.012	0.102	0.203	0.305
D	0.447	0.455	0.463	11.354	11.557	11.760
E	0.291	0.295	0.299	7.391	7.493	7.595
Н	0.394	0.407	0.419	10.008	10.325	10.643
L	0.016	0.033	0.050	0.406	0.838	1.270
θ°	<b>0</b> °	<b>4</b> °	8°	<b>0</b> °	<b>4</b> °	8°



# 12.1.3 SSOP 20 PIN



SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX
STWIBULS	(inch)			(mm)		
Α	0.053	0.063	0.069	1.350	1.600	1.750
A1	0.004	0.006	0.010	0.100	0.150	0.250
A2	-	-	0.059	-	-	1.500
b	0.008	0.010	0.012	0.200	0.254	0.300
С	0.007	0.008	0.010	0.180	0.203	0.250
D	0.337	0.341	0.344	8.560	8.660	8.740
E	0.228	0.236	0.244	5.800	6.000	6.200
E1	0.150	0.154	0.157	3.800	3.900	4.000
[e]	0.025			0.635		
h	0.010	0.017	0.020	0.250	0.420	0.500
L	0.016	0.025	0.050	0.400	0.635	1.270
L1	0.039	0.041	0.043	1.000	1.050	1.100
ZD	0.059			1.500		
Υ	-	-	0.004	-	-	0.100
θ°	<b>0</b> °	-	8°	<b>0</b> °	-	8°




# 13 Marking Definition

#### 13.1 INTRODUCTION

There are many different types in Sonix 8-bit MCU production line. This note listed the production definition of all 8-bit MCU for order or obtain information. This definition is only for Blank OTP MCU.

#### 13.2 MARKING INDETIFICATION SYSTEM






# 13.3 MARKING EXAMPLE

Name	ROM Type	Device	Package	Temperature	Material
SN8P2622PB	OTP	2622	P-DIP	0°C~70°C	PB-Free Package
SN8P2622SB	OTP	2622	SOP	0°C~70°C	PB-Free Package

# 13.4 DATECODE SYSTEM





SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for us as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.

#### **Main Office:**

Address: 9F, NO. 8, Hsien Cheng 5th St, Chupei City, Hsinchu, Taiwan R.O.C.

Tel: 886-3-551 0520 Fax: 886-3-551 0523 **Taipei Office:** 

Address: 15F-2, NO. 171, Song Ted Road, Taipei, Taiwan R.O.C.

Tel: 886-2-2759 1980 Fax: 886-2-2759 8180 **Hong Kong Office:** 

Address: Flat 3 9/F Energy Plaza 92 Granville Road, Tsimshatsui East Kowloon.

Tel: 852-2723 8086 Fax: 852-2723 9179

**Technical Support by Email:** 

Sn8fae@sonix.com.tw