

## **SN8P2522**

**USER'S MANUAL** 

Version 1.2

SN8P2522 SN8P2521

## **SONiX 8-Bit Micro-Controller**

SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for us as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.



## AMENDENT HISTORY

Version	Date	Description					
VER 0.1	Dec. 2008	reliminary first issue.					
VER 0.2	Mar. 2009	Major modification:					
		1. IHRC frequency is modified to 16MHz and related sections.					
		<ol><li>Fcpu is modified to Fhosc/2~Fhosc/16 and related sections.</li></ol>					
		3. OTP programming pin chapter.					
VER 1.0	Apr. 2011	1. Modify comparator de-bounce configuration.					
		2. Modify SN8P2522 EV-Kit section.					
		3. Modify "DEVELOPMENT TOOL" description.					
		4. Modify "MARKING EXAMPLE" description.					
		5. "Chapter 6.12" : Modify "the comparator interrupt trigger edge direction depend on					
		CM0G[1:0]" description.					
		6. "Chapter 9.3" : Modify CMP0M1 register's description (CM0G[1:0]).					
		7. Add "Chapter 2.5" LVD_MAX code option description.					
		8. Modify "Chapter 12.3 CHARACTERISTIC GRAPHS"					
VER 1.1	Jan. 2012	1. Add "SN8P2521" part number.					
		2. Add PDIP14 and SOP14 package types.					
VER 1.2	Sep. 2012	Modify "ELECTRICAL CHARACTERICS" chapter operating temperature from 0~70°C to					
		-20~85°C and others.					



## **Table of Content**

	AMEN	DENT HISTORY	2
1	PRO	DUCT OVERVIEW	7
	1.1	FEATURES	7
	1.2	SYSTEM BLOCK DIAGRAM	8
	1.3	PIN ASSIGNMENT	9
	1.4	PIN DESCRIPTIONS	10
	1.5	PIN CIRCUIT DIAGRAMS	11
2	CEN	TRAL PROCESSOR UNIT (CPU)	12
	2.1	PROGRAM MEMORY (ROM)	12
	2.1.1	RESET VECTOR (0000H)	13
	2.1.2	INTERRUPT VECTOR (0008H)	
	2.1.3	LOOK-UP TABLE DESCRIPTION	
	2.1.4	JUMP TABLE DESCRIPTION	18
	2.1.5	CHECKSUM CALCULATION	20
	2.2	DATA MEMORY (RAM)	21
	2.2.1	SYSTEM REGISTER	21
	2.2	.1.1 SYSTEM REGISTER TABLE	21
	2.2	.1.2 SYSTEM REGISTER DESCRIPTION	21
	2.2	.1.3 BIT DEFINITION of SYSTEM REGISTER	
	2.2.2	ACCUMULATOR	24
	2.2.3	PROGRAM FLAG	25
	2.2.4	PROGRAM COUNTER	26
	2.2.5	H, L REGISTERS	29
	2.2.6	Y, Z REGISTERS	30
	2.2.7	R REGISTER	30
	2.3	ADDRESSING MODE	31
	2.3.1	IMMEDIATE ADDRESSING MODE	31
	2.3.2	DIRECTLY ADDRESSING MODE	
	2.3.3	INDIRECTLY ADDRESSING MODE	31
	2.4	STACK OPERATION	32
	2.4.1	OVERVIEW	32
	2.4.2	STACK REGISTERS	
	2.4.3	STACK OPERATION EXAMPLE	34
	2.5	CODE OPTION TABLE	35
	2.5.1	Fcpu code option	35
	2.5.2	Reset_Pin code option	35
	2.5.3	Security code option	35
3	RESE	ET	36
		OVERVIEW	
	3.2	POWER ON RESET	37
	3.3	WATCHDOG RESET	37
	3.4	BROWN OUT RESET	
	3.4.1	THE SYSTEM OPERATING VOLTAGE	
	3.4.2	LOW VOLTAGE DETECTOR (LVD)	
	3.4.3	BROWN OUT RESET IMPROVEMENT	
		EXTERNAL RESET	
	3.6	EXTERNAL RESET CIRCUIT	42
	3.6.1	Simply RC Reset Circuit	42



	3.6.2	2 Diode & RC Reset Circuit	. 43
	3.6.3	Zener Diode Reset Circuit	. 43
	3.6.4	Voltage Bias Reset Circuit	. 44
	3.6.5	5 External Reset IC	. 44
4	SYS	TEM CLOCK	. 45
	4.1	OVERVIEW	. 45
	4.2	FCPU (INSTRUCTION CYCLE)	. 45
	4.3	SYSTEM HIGH-SPEED CLOCK	. 46
	4.4	SYSTEM LOW-SPEED CLOCK	. 46
	4.5	OSCM REGISTER	
	4.6	SYSTEM CLOCK MEASUREMENT	. 47
	4.7	SYSTEM CLOCK TIMING	. 48
5	SYS	TEM OPERATION MODE	. 50
	5.1	OVERVIEW	. 50
	5.2	NORMAL MODE	. 51
	5.3	SLOW MODE	
	5.4	POWER DOWN MDOE	. 51
	5.5	GREEN MODE	
	5.6	OPERATING MODE CONTROL MACRO	. 53
	5.7	WAKEUP	. 54
	5.7.1	OVERVIEW	. 54
	5.7.2	2 WAKEUP TIME	. 54
6	INTI	ERRUPT	. 55
		OVERVIEW	
		INTEN INTERRUPT ENABLE REGISTER	
	6.3	INTRQ INTERRUPT REQUEST REGISTER	
	6.4	GIE GLOBAL INTERRUPT OPERATION	. 58
		PUSH, POP ROUTINE	
	6.6	EXTERNAL INTERRUPT OPERATION (INT0)	
	6.7	T0 INTERRUPT OPERATION	
	6.8	TC0 INTERRUPT OPERATION	
	6.9	TC1 INTERRUPT OPERATION	
	6.10	T1 INTERRUPT OPERATION	
	6.11	SIO INTERRUPT OPERATION	
		COMPARATOR INTERRUPT OPERATION (CMP0)	
_		MULTI-INTERRUPT OPERATION	
7	I/O I		
		OVERVIEW	
		I/O PORT MODE	
		I/O PULL UP REGISTER	
		I/O PORT DATA REGISTER	
a		I/O OPEN-DRAIN REGISTER	
8		ERS	
	8.1	WATCHDOG TIMER	
		T0 8-BIT BASIC TIMER	
	8.2.1		
	8.2.2		
	8.2.3		
	8.2.4		
	8.2.5		
	8.3	TC0 8-BIT TIMER/COUNTER	
	8.3.1	OVERVIEW	. 79



8	.3.2	TC0 TIMER OPERATION	80
8	.3.3	TC0M MODE REGISTER	81
	.3.4	TCOC COUNTING REGISTER	
-	.3.5	TCOR AUTO-RELOAD REGISTER	
-	.3.6	TCOD PWM DUTY REGISTER	
	.3.7	TC0 EVENT COUNTER	
-	.3.8	PULSE WIDTH MODULATION (PWM)	
	.3.9	TC0 TIMER OPERATION EXPLAME	
8.4		CC1 8-BIT TIMER	
	.4.1	OVERVIEW	
-	.4.1 .4.2	TC1 TIMER OPERATION	
-			
-	.4.3	TC1M MODE REGISTER	
-	5.4.4	TC1C COUNTING REGISTER	
-	.4.5	TC1R AUTO-RELOAD REGISTER	
-	.4.6	TC1D PWM DUTY REGISTER	
-	.4.7	PULSE WIDTH MODULATION (PWM)	
-	.4.8	TC1 TIMER OPERATION EXPLAME	
8.5		1 16-BIT TIMER/COUNTER	
	.5.1	OVERVIEW	
8	5.2	T1 TIMER OPERATION	
8	.5.3	T1M MODE REGISTER	
8	.5.4	T1CH, T1CL 16-bit COUNTING REGISTERS	95
8	.5.5	T1 CPATURE TIMER	
8	.5.6	T1 12-BIT EVENT COUNTER	97
-	.5.7	T1 TIMER OPERATION EXPLAME	
9 8	-CHA	ANNEL ANALOG COMPARAOTR 1	01
9.1	С	DVERVIEW1	01
9.2	C	COMPARATOR OPERATION 1	02
9.3	C	COMPARATOR CONTROL REGISTER 1	04
9.4	C	COMPARATOR APPLICATION NOTICE 1	05
10	SEF	RIAL INPUT/OUTPUT TRANSCEIVER (SIO) 1	06
10.1	1 C	OVERVIEW 1	06
10.2	2 S	SIO OPERATION	06
10.3	3 S	IOM MODE REGISTER	08
10.4	4 S	IOB DATA BUFFER 1	109
10.5	5 S	IOR REGISTER DESCRIPTION 1	10
11	INS	STRUCTION TABLE	11
12		ECTRICAL CHARACTERISTIC 1	
12.1		ABSOLUTE MAXIMUM RATING 1	
12.2		ELECTRICAL CHARACTERISTIC	
12.2		CHARACTERISTIC GRAPHS	
13		VELOPMENT TOOL	
13.1		SN8P2522 EV-KIT	
		CE AND EV-KIT APPLICATION NOTIC	
14		P PROGRAMMING PIN	
14.1		VRITER TRANSITION BOARD SOCKET PIN ASSIGNMENT	
14.1		PROGRAMMING PIN MAPPING: 1	
14.2		ROORAMINING FIN MAPPING	
<b>15</b> .1		NTRODUCTION	
15.2		ARKING INDETIFICATION SYSTEM	
15.3		ARKING EXAMPLE	
15.4	4 D	DATECODE SYSTEM 1	19



## SN8P2522 8-Bit Micro-Controller

16	PACKAGE INFORMATION	
	P-DIP 14 PIN	
16.2	2 SOP 14 PIN	
16.3	8 P-DIP 18 PIN	
16.4	SOP 18 PIN	
16.5	5 SSOP 20 PIN	



# PRODUCT OVERVIEW

## 1.1 FEATURES

- Memory configuration ROM size: 2K \* 16 bits. RAM size: 128 \* 8 bits.
- 8 levels stack buffer.
- 7 interrupt sources
   6 internal interrupts: T0, T1, TC0, TC1, CM0, SIO
   1 external interrupt: INT0
- I/O pin configuration

Bi-directional: P0, P1, P5. Wakeup: P0, P1 level change. Pull-up resisters: P0, P1, P5. Programmable open-drain: P5.0~P5.4 Comparator input pin: CM0N0~CM0N7. 200mA sunk pin: P5.3, P5.4.

- Fcpu (Instruction cycle)
   Fcpu = Fpsc/2, Fosc/4, Fosc/8, Fosc/16.
- Powerful instructions
   Instruction's length is one word.
   Most of instructions are one cycle only.
   All ROM area JMP/CALL instruction.
   All ROM area lookup table function (MOVC).

- One 8-bit basic timer. (T0).
- One 8-bit timer with external event counter and duty/cycle programmable PWM. (TC0).
- One 8-bit timer with duty/cycle programmable PWM. (TC1).
- One 16-bit capture timer. (T1).
- 8-channel comparator.
- SIO serial input/output interface.
- On chip watchdog timer and clock source is Internal low clock RC type (16KHz @3V, 32KHz @5V).
- Two system clocks Internal high clock: RC type 16MHz Internal low clock: RC type 16KHz(3V), 32KHz(5V)
- Four operating modes
   Normal mode: Both high and low clock active Slow mode: Low clock only
   Sleep mode: Both high and low clock stop
   Green mode: Periodical wakeup by timer
- Package (Chip form support)


PDIP 18 pin SOP 18 pin SSOP 20 pin PDIP 14 pin SOP 14 pin

				0		Tin	ner					Wake-up	
CHIP	ROM	RAM	Stack	Т0	TC0	TC1	T1	I/O	Comparator	PWM	Pin No.	Package	
SN8P2522	2K*16	128	8	v	v	v	v	16	8-ch	2	9	PDIP18/ SOP18/SSOP20	
SN8P2521	2K*16	128	8	V	V	V	V	12	5-ch	2	6	PDIP14/SOP14	

## Features Selection Table




## **1.2 SYSTEM BLOCK DIAGRAM**





## **1.3 PIN ASSIGNMENT**

SN8P2522P (PDIP 18 pins) SN8P2522S (SOP 18 pins)



#### SN8P2522X (SSOP 20 pins)

VDD	1	U	20	VDD
RST/VPP/P5.6	2		19	P1.0/CM0P/CM0N0
P5.5	3		18	P1.1/CM0N1
P5.2/SO	4		17	P1.2/CM0N2
P5.1/SI	5		16	P1.3/CM0N3
P5.0/SCK	6		15	P1.4/CM0N4
P0.0/INT0	7		14	P1.5/CM0N5
P5.3/PWM1	8		13	P1.6/CM0N6
P5.4/PWM0	9		12	P1.7/CM0N7
VSS	10		11	VSS
	SN	8P252	22X	u 

SN8P2521P (PDIP 14 pins) SN8P2521S (SOP 14 pins)

1	U	14	P1.3/CM0N3
2		13	P1.4/CM0N4
3		12	VSS
4		11	P5.4/PWM0
5		10	P5.3/PWM1
6		9	P0.0/INT0
7		8	P5.0/SCK
	3 4 5 6 7 <b>SN</b> 8	3 4 5 6 7 <b>SN8P25</b>	2 13 3 12 4 11 5 10 6 9




## **1.4 PIN DESCRIPTIONS**

PIN NAME	TYPE	DESCRIPTION
VDD, VSS	Р	Power supply input pins.
		RST: System reset input pin. Schmitt trigger structure, low active, normal stay to "high".
P5.6/RST/VPP	I, P	VPP: OTP 12.3V power input pin in programming mode.
F3.0/R31/VFF	I, F	P5.6: Input only pin. Schmitt trigger structure. Built-in wakeup function.
		The external reset function must be disabled.
		Port 0.0 bi-direction pin. Schmitt trigger structure as input mode.
P0.0/INT0	I/O	Built-in pull-up resisters and wakeup function.
		INT0 trigger pin (Schmitt trigger). TC0 event counter input pin.
		Port 1.0 bi-direction pin. Schmitt trigger structure as input mode.
P1.0/CM0P/CM0N0	I/O	Built-in pull-up resisters and wakeup function.
F1.0/CIVIOF/CIVIOINO	1/0	CM0P: Comparator positive input pin.
		CM0N0: Channel 0 of comparator negative input pin.
		Port 1 bi-direction pin. Schmitt trigger structure as input mode.
P1[7:1]/CM0N[7:1]	I/O	Built-in pull-up resisters and wakeup function.
		CM0N[7:1]: Channel 1~7 of comparator negative input pin.
		Port 5.0 bi-direction pin. Schmitt trigger structure as input mode.
P5.0/SCK	I/O	Built-in pull-up resisters. Programmable open-drain.
		SCK: SIO clock pin.
		Port 5.1 bi-direction pin. Schmitt trigger structure as input mode.
P5.1/SI	I/O	Built-in pull-up resisters. Programmable open-drain.
		SI: SIO data input pin.
		Port 5.2 bi-direction pin. Schmitt trigger structure as input mode.
P5.2/SO	I/O	Built-in pull-up resisters. Programmable open-drain.
		SO: SIO data output pin.
		Port 5.3 bi-direction pin. Schmitt trigger structure as input mode.
P5.3/PWM1	I/O	Built-in pull-up resisters. Programmable open-drain.
		PWM1: PWM output pin.
		Port 5.4 bi-direction pin. Schmitt trigger structure as input mode.
P5.4/PWM0	I/O	Built-in pull-up resisters. Programmable open-drain.
		PWM0: PWM output pin.
P5.5	I/O	Port 5.5 bi-direction pin. Schmitt trigger structure as input mode.
F J.J	"0	Built-in pull-up resisters.




## **1.5 PIN CIRCUIT DIAGRAMS**


#### Port 5.6 structure:




#### Port 0, Port 5.5 structure:



#### Port 5.0~5.4 structure:



#### Port 1.0~1.7 structure:






# **2** CENTRAL PROCESSOR UNIT (CPU)

## 2.1 PROGRAM MEMORY (ROM)

### 2K words ROM



The ROM includes Reset vector, Interrupt vector, General purpose area and Reserved area. The Reset vector is program beginning address. The Interrupt vector is the head of interrupt service routine when any interrupt occurring. The General purpose area is main program area including main loop, sub-routines and data table.



## 2.1.1 RESET VECTOR (0000H)

A one-word vector address area is used to execute system reset.

- Power On Reset (NT0=1, NPD=0).
- Watchdog Reset (NT0=0, NPD=0).
- External Reset (NT0=1, NPD=1).

After power on reset, external reset or watchdog timer overflow reset, then the chip will restart the program from address 0000h and all system registers will be set as default values. It is easy to know reset status from NT0, NPD flags of PFLAG register. The following example shows the way to define the reset vector in the program memory.

#### Example: Defining Reset Vector

	ORG JMP	0 START	; 0000H ; Jump to user program address.
START:	ORG 	10H	; 0010H, The head of user program. ; User program
	ENDP		; End of program



## 2.1.2 INTERRUPT VECTOR (0008H)

A 1-word vector address area is used to execute interrupt request. If any interrupt service executes, the program counter (PC) value is stored in stack buffer and jump to 0008h of program memory to execute the vectored interrupt. Users have to define the interrupt vector. The following example shows the way to define the interrupt vector in the program memory.

- Note: "PUSH", "POP" instructions save and load ACC/PFLAG without (NT0, NPD). PUSH/POP buffer is a unique buffer and only one level.
- > Example: Defining Interrupt Vector. The interrupt service routine is following ORG 8.

.CODE	ORG JMP	0 START	; 0000H ; Jump to user program address.
	ORG PUSH	8	; Interrupt vector. ; Save ACC and PFLAG register to buffers.
	POP RETI		; Load ACC and PFLAG register from buffers. ; End of interrupt service routine
START:			; The head of user program. ; User program
	 JMP 	START	; End of user program
	ENDP		; End of program



#### > Example: Defining Interrupt Vector. The interrupt service routine is following user program.

.CODE	ORG JMP	0 START	; 0000H ; Jump to user program address.
	ORG JMP	8 MY_IRQ	; Interrupt vector. ; 0008H, Jump to interrupt service routine address.
START:	ORG 	10H	; 0010H, The head of user program. ; User program.
	JMP	START	; End of user program.
MY_IRQ:	PUSH		;The head of interrupt service routine. ; Save ACC and PFLAG register to buffers.
	POP RETI		; Load ACC and PFLAG register from buffers. ; End of interrupt service routine.
	ENDP		; End of program.

Note: It is easy to understand the rules of SONIX program from demo programs given above. These points are as following:

1. The address 0000H is a "JMP" instruction to make the program starts from the beginning.

2. The address 0008H is interrupt vector.

3. User's program is a loop routine for main purpose application.



## 2.1.3 LOOK-UP TABLE DESCRIPTION

In the ROM's data lookup function, Y register is pointed to middle byte address (bit 8~bit 15) and Z register is pointed to low byte address (bit 0~bit 7) of ROM. After MOVC instruction executed, the low-byte data will be stored in ACC and high-byte data stored in R register.

#### > Example: To look up the ROM data located "TABLE1".

	B0MOV Y, #TABLE1\$M B0MOV Z, #TABLE1\$L MOVC							
	INCMS JMP INCMS NOP	Z @F Y	; Increment the index address for next address. ; Z+1 ; Z is not overflow. ; Z overflow (FFH → 00), → Y=Y+1 ;					
@@:	MOVC		; ; To lookup data, R = 51H, ACC = 05H.					
TABLE1:	DW DW DW	0035H 5105H 2012H	; ; To define a word (16 bits) data.					

Note: The Y register will not increase automatically when Z register crosses boundary from 0xFF to 0x00. Therefore, user must be take care such situation to avoid look-up table errors. If Z register is overflow, Y register must be added one. The following INC\_YZ macro shows a simple method to process Y and Z registers automatically.

#### **Example: INC\_YZ macro.**

INC_YZ	MACRO INCMS JMP	Z @F	; Z+1 ; Not overflow
@ @·	INCMS NOP	Y	; Y+1 ; Not overflow
@@:	ENDM		



### > Example: Modify above example by "INC\_YZ" macro.

	B0MOV B0MOV MOVC	Y, #TABLE1\$M Z, #TABLE1\$L	; To set lookup table1's middle address ; To set lookup table1's low address. ; To lookup data, R = 00H, ACC = 35H
	INC_YZ		; Increment the index address for next address.
@@:	MOVC		, ; To lookup data, R = 51H, ACC = 05H.
TABLE1:	DW DW DW	0035H 5105H 2012H	, To define a word (16 bits) data.

The other example of look-up table is to add Y or Z index register by accumulator. Please be careful if "carry" happen.

## > Example: Increase Y and Z register by B0ADD/ADD instruction.

	B0MOV B0MOV	Y, #TABLE1\$M Z, #TABLE1\$L	; To set lookup table's middle address. ; To set lookup table's low address.
	B0MOV B0ADD	A, BUF Z, A	; Z = Z + BUF.
	B0BTS1 JMP INCMS NOP	FC GETDATA Y	; Check the carry flag. ; FC = 0 ; FC = 1. Y+1.
GETDATA:	MOVC		; ; To lookup data. If BUF = 0, data is 0x0035 ; If BUF = 1, data is 0x5105 ; If BUF = 2, data is 0x2012
TABLE1:	DW DW DW	0035H 5105H 2012H	; To define a word (16 bits) data.



## 2.1.4 JUMP TABLE DESCRIPTION

The jump table operation is one of multi-address jumping function. Add low-byte program counter (PCL) and ACC value to get one new PCL. If PCL is overflow after PCL+ACC, PCH adds one automatically. The new program counter (PC) points to a series jump instructions as a listing table. It is easy to make a multi-jump program depends on the value of the accumulator (A).

 Note: PCH only support PC up counting result and doesn't support PC down counting. When PCL is carry after PCL+ACC, PCH adds one automatically. If PCL borrow after PCL-ACC, PCH keeps value and not change.

#### > Example: Jump table.

ORG	0X0100	; The jump table is from the head of the ROM boundary
B0ADD	PCL, A	; PCL = PCL + ACC, <b>PCH + 1 when PCL overflow occurs</b> .
JMP	A0POINT	; ACC = 0, jump to A0POINT
JMP	A1POINT	; ACC = 1, jump to A1POINT
JMP	A2POINT	; ACC = 2, jump to A2POINT
JMP	A3POINT	; ACC = 3, jump to A3POINT

SONIX provides a macro for safe jump table function. This macro will check the ROM boundary and move the jump table to the right position automatically. The side effect of this macro maybe wastes some ROM size.

#### > Example: If "jump table" crosses over ROM boundary will cause errors.

@JMP_A	MACRO	VAL
	IF	((\$+1) !& 0XFF00) !!= ((\$+(VAL)) !& 0XFF00)
	JMP	(\$   0XFF)
	ORG	(\$   0XFF)
	ENDIF	
	<b>B</b> 0ADD	PCL, A
	ENDM	

Note: "VAL" is the number of the jump table listing number.



## **Example:** "@JMP\_A" application in SONIX macro file called "MACRO3.H".

B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
@JMP_A	5	; The number of the jump table listing is five.
JMP	<b>A0POINT</b>	; ACC = 0, jump to A0POINT
JMP	A1POINT	; ACC = 1, jump to A1POINT
JMP	A2POINT	; ACC = 2, jump to A2POINT
JMP	<b>A3POINT</b>	; ACC = 3, jump to A3POINT
JMP	A4POINT	; ACC = 4, jump to A4POINT

If the jump table position is across a ROM boundary (0x00FF~0x0100), the "@JMP\_A" macro will adjust the jump table routine begin from next RAM boundary (0x0100).

#### **Example:** "@JMP\_A" operation.

### ; Before compiling program.

ROM address			
	B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
	@JMP_A	5	; The number of the jump table listing is five.
0X00FD	JMP	A0POINT	; ACC = 0, jump to A0POINT
0X00FE	JMP	A1POINT	; ACC = 1, jump to A1POINT
0X00FF	JMP	A2POINT	; ACC = 2, jump to A2POINT
0X0100	JMP	A3POINT	; ACC = 3, jump to A3POINT
0X0101	JMP	A4POINT	; ACC = 4, jump to A4POINT

#### ; After compiling program.

ROM address

	B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
	@JMP_A	5	; The number of the jump table listing is five.
0X0100	JMP	A0POINT	; ACC = 0, jump to A0POINT
0X0101	JMP	A1POINT	; ACC = 1, jump to A1POINT
0X0102	JMP	A2POINT	; ACC = 2, jump to A2POINT
0X0103	JMP	A3POINT	; ACC = 3, jump to A3POINT
0X0104	JMP	A4POINT	; ACC = 4, jump to A4POINT



## 2.1.5 CHECKSUM CALCULATION

The last ROM address are reserved area. User should avoid these addresses (last address) when calculate the Checksum value.


## > Example: The demo program shows how to calculated Checksum from 00H to the end of user's code.

	MOV B0MOV MOV B0MOV CLR CLR	A,#END_USER_CODE\$L END_ADDR1, A A,#END_USER_CODE\$M END_ADDR2, A Y Z	; Save low end address to end_addr1 ; Save middle end address to end_addr2 ; Set Y to 00H ; Set Z to 00H
@ @:	MOVC BOBSET ADD MOV ADC JMP	FC DATA1, A A, R DATA2, A END_CHECK	; Clear C flag ; Add A to Data1 ; Add R to Data2 ; Check if the YZ address = the end of code
	INCMS JMP JMP	Z @B Y_ADD_1	; Z=Z+1 ; If Z != 00H calculate to next address ; If Z = 00H increase Y
END_CHECK:	MOV CMPRS JMP MOV CMPRS JMP JMP	A, END_ADDR1 A, Z AAA A, END_ADDR2 A, Y AAA CHECKSUM_END	; Check if Z = low end address ; If Not jump to checksum calculate ; If Yes, check if Y = middle end address ; If Not jump to checksum calculate ; If Yes checksum calculated is done.
Y_ADD_1:	INCMS NOP	Y	; Increase Y
CHECKSUM_END:	JMP	@B	; Jump to checksum calculate
END_USER_CODE:			; Label of program end



#### **DATA MEMORY (RAM)** 2.2

128 X 8-bit RAM æ



## 2.2.1 SYSTEM REGISTER

#### 2.2.1.1 SYSTEM REGISTER TABLE

	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
8	L	Н	R	Z	Y	-	PFLAG	-	-	-	-	-	-	-	-	-
9	-	-	-	-	-	-	-	-	-	-	-	-	CMP0M	CM0PM1	-	-
А	T1M	T1CL	T1CH	T1VCH	T1VCL	T1CKM	-	-	-	-	-	-	-	-	-	-
В	-	-	-	-	SIOM	SIOR	SIOB	-	P0M	-	-	-	-	-	-	PEDGE
С	P1W	P1M	-	-	-	P5M	-	-	INTRQ	INTEN	OSCM	-	WDTR	TC0R	PCL	PCH
D	P0	P1	-	-	-	P5	-	-	TOM	TOC	TC0M	TC0C	TC1M	TC1C	TC1R	STKP
Е	P0UR	P1UR	-	-	-	P5UR	@HL	@YZ	TC0D	P10C	TC1D	-	-	-	-	-
F	STK7L	STK7H	STK6L	STK6H	STK5L	STK5H	STK4L	STK4H	STK3L	STK3H	STK2L	STK2H	STK1L	STK1H	STK0L	STK0H

#### SYSTEM REGISTER DESCRIPTION 2.2.1.2

- H, L = Working, @HL.
- R = Working register and ROM look-up data buffer. CMPOM = Comparator configuration register.

- T1M = T1 mode register. T1VCH, T1VCL= T1 event counter counting register.
  - SIOM = SIO configuration register.
    - SIOB = SIO data buffer.
    - PEDGE = P0.0 edge direction register.
    - INTEN = Interrupt enable register.
    - WDTR = Watchdog timer clear register.
      - Pn = Port n data buffer.
      - T0M = T0 mode register.
    - TC0M = TC0 mode register.
    - TCOR = TCO auto-reload data buffer.
    - TC1M = TC1 mode register. TC1R = TC1 auto-reload data buffer.
    - @HL = RAM HL indirect addressing index pointer.
  - STK0~STK7 = Stack 0 ~ stack 7 buffer.

- Y, Z = Working, @YZ and ROM addressing register.
- PFLAG = ROM page and special flag register.
- CMP0M1 = Comparator configuration register.
- T1CH, T1CL = T1 counting register. T1CKM = T1 event counter mode register.
  - SIOR = SIO clock register.
    - PnM = Port n input/output mode register.
  - INTRQ = Interrupt request register.
  - OSCM = Oscillator mode register.
  - PCH, PCL = Program counter.
    - PnUR = Port n pull-up resister control register.
    - TOC = TO counting register.
    - TCOC = TC0 counting register.
    - TC0D = TC0 duty control register.
    - TC1C = TC1 counting register. TC1D = TC1 duty control register.
    - @YZ = RAM YZ indirect addressing index pointer.
    - STKP = Stack pointer buffer.



## 2.2.1.3 BIT DEFINITION of SYSTEM REGISTER

Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
080H	LBIT7	LBIT6	LBIT5	LBIT4	LBIT3	LBIT2	LBIT1	LBIT0	R/W	L
081H	HBIT7	HBIT6	HBIT5	HBIT4	HBIT3	HBIT2	HBIT1	HBIT0	R/W	Н
082H	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0	R/W	R
083H	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0	R/W	Z
084H	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0	R/W	Y
086H	NT0	NPD	LVD36	LVD24		С	DC	Z	R/W	PFLAG
09CH	CM0EN	CM0OUT		CM0S1	CM0S0	CMCH2	CMCH1	CMCH0	R/W	CMP0M
09DH					CMDB1	CMDB0	CM0G1	CM0G0	R/W	CMP0M1
0A0H	T1ENB	T1rate2	T1rate1	T1rate0	CPTCKS	CPTStart	CPTG1 T1CL1	CPTG0	R/W	T1M
0A1H 0A2H	T1CL7 T1CH7	T1CL6 T1CH6	T1CL5 T1CH5	T1CL4 T1CH4	T1CL3 T1CH3	T1CL2 T1CH2	T1CH1	T1CL0 T1CH0	R/W R/W	T1CL T1CH
0A2H	T1VC7	T1VC6	T1VC5	T1VC4	T1VC3	T1VC2	T1VC1	T1VC0	R/W	T1VCL
0A4H	11007	11000	11005	11004	T1VC11	T1VC10	T1VC9	T1VC8	R/W	T1VCH
0A5H	CPTVC						11100		R/W	T1CKM
0B4H	SENB	START	SRATE1	SRATE0	MLSB	SCLKMD	CPOL	CPHA	R/W	SIOM
0B5H	SIOR7	SIOR6	SIOR5	SIOR4	SIOR3	SIOR2	SIOR1	SIOR0	W	SIOR
0B6H	SIOB7	SIOB6	SIOB5	SIOB4	SIOB3	SIOB2	SIOB1	SIOB0	R/W	SIOB
0B8H								P00M	R/W	P0M
0BFH				P00G1	P00G0				R/W	PEDGE
0C0H	P17W	P16W	P15W	P14W	P13W	P12W	P11W	P10W	W	P1W
0C1H	P17M	P16M	P15M	P14M	P13M	P12M	P11M	P10M	R/W	P1M
0C5H	0140/200	TOUDO	P55M	P54M	P53M	P52M	P51M	P50M	R/W	P5M
0C8H	CM0IRQ	TC1IRQ	TCOIRQ	TOIRQ	SIOIRQ	T1IRQ		P00IRQ	R/W	
0C9H 0CAH	CM0IEN	TC1IEN	<b>TC0IEN</b>	T0IEN CPUM1	SIOIEN CPUM0	T1IEN CLKMD	STPHX	P00IEN	R/W R/W	INTEN OSCM
0CAH 0CCH	WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0	W	WDTR
0CCH	TC0R7	TC0R6	TC0R5	TC0R4	TC0R3	TC0R2	TC0R1	TC0R0	W	TCOR
0CEH	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	R/W	PCL
0CFH						PC10	PC9	PC8	R/W	PCH
0D0H								P00	R/W	P0
0D1H	P17	P16	P15	P14	P13	P12	P11	P10	R/W	P1
0D5H		P56	P55	P54	P53	P52	P51	P50	R/W	P5
0D8H	TOENB	T0rate2	T0rate1	T0rate0					R/W	TOM
0D9H	T0C7	T0C6	T0C5	T0C4	T0C3	T0C2	T0C1	T0C0	R/W	TOC
0DAH	TC0ENB	TC0rate2	TC0rate1	TC0rate0	TC0CKS1	TC0CKS0	7000/	PWM0OUT	R/W	TCOM
0DBH	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1	TC0C0	R/W	TCOC
0DCH 0DDH	TC1ENB TC1C7	TC1rate2	TC1rate1	TC1rate0	TC1C3	TC1CKS0	TC1C1	PWM1OUT TC1C0	R/W	TC1M TC1C
0DDH 0DEH	TC1C7 TC1R7	TC1C6 TC1R6	TC1C5 TC1R5	TC1C4 TC1R4	TC1R3	TC1C2 TC1R2	TC1R1	TC1C0 TC1R0	R/W W	TC1C TC1R
0DEH 0DFH	GIE	TOTING	10113	1011(4	10113	STKPB2	STKPB1	STKPB0	R/W	STKP
0E0H	UIL						OTTA DI	POOR	W	POUR
0E1H	P17R	P16R	P15R	P14R	P13R	P12R	P11R	P10R	W	PIUR
0E5H			P55R	P54R	P53R	P52R	P51R	P50R	W	P5UR
0E6H	@HL7	@HL6	@HL5	@HL4	@HL3	@HL2	@HL1	@HL0	R/W	@HL
0E7H	@YZ7	@YZ6	@YZ5	@YZ4	@YZ3	@YZ2	@YZ1	@YZ0	R/W	@YZ
0E8H	TC0D7	TC0D6	TC0D5	TC0D4	TC0D3	TC0D2	TC0D1	TC0D0	R/W	TC0D
0E9H		P540C	P530C	P52OC	P510C	P50OC			W	P10C
0EAH	TC1D7	TC1D6	TC1D5	TC1D4	TC1D3	TC1D2	TC1D1	TC1D0	R/W	TC1D
0F0H	S7PC7	S7PC6	S7PC5	S7PC4	S7PC3	S7PC2	S7PC1	S7PC0	R/W	STK7L
0F1H	86D07	Sence	Senor	S6DC4	86000	S7PC10	S7PC9	S7PC8	R/W	STK7H
0F2H 0F3H	S6PC7	S6PC6	S6PC5	S6PC4	S6PC3	S6PC2 S6PC10	S6PC1 S6PC9	S6PC0 S6PC8	R/W R/W	STK6L STK6H
0F3H 0F4H	S5PC7	S5PC6	S5PC5	S5PC4	S5PC3	S5PC10	S5PC9	S5PC0	R/W	STK5L
0F5H	001 07	001 00	001 00		00,00	S5PC10	S5PC9	S5PC8	R/W	STK5H
0F6H	S4PC7	S4PC6	S4PC5	S4PC4	S4PC3	S4PC2	S4PC1	S4PC0	R/W	STK4L
0F7H						S4PC10	S4PC9	S4PC8	R/W	STK4H
0F8H	S3PC7	S3PC6	S3PC5	S3PC4	S3PC3	S3PC2	S3PC1	S3PC0	R/W	STK3L
0F9H						S3PC10	S3PC9	S3PC8	R/W	STK3H
0FAH	S2PC7	S2PC6	S2PC5	S2PC4	S2PC3	S2PC2	S2PC1	S2PC0	R/W	STK2L
0FBH				0.56	0.56	S2PC10	S2PC9	S2PC8	R/W	STK2H
	0.5					C1DC2	S1PC1	S1PC0	R/W	STK1L
0FCH	S1PC7	S1PC6	S1PC5	S1PC4	S1PC3	S1PC2				
0FCH 0FDH						S1PC10	S1PC9	S1PC8	R/W	STK1H
0FCH	S1PC7 S0PC7	S1PC6 S0PC6	S1PC5 S0PC5	S1PC4 S0PC4	STPC3 S0PC3					



#### • Note:

- 1. To avoid system error, make sure to put all the "0" and "1" as it indicates in the above table.
- 2. All of register names had been declared in SN8ASM assembler.
- 3. One-bit name had been declared in SN8ASM assembler with "F" prefix code.
- 4. "b0bset", "b0bclr", "bset", "bclr" instructions are only available to the "R/W" registers.



## 2.2.2 ACCUMULATOR

The ACC is an 8-bit data register responsible for transferring or manipulating data between ALU and data memory. If the result of operating is zero (Z) or there is carry (C or DC) occurrence, then these flags will be set to PFLAG register. ACC is not in data memory (RAM), so ACC can't be access by "B0MOV" instruction during the instant addressing mode.

#### > Example: Read and write ACC value.

; Read ACC data and store in BUF data memory.

MOV BUF, A

; Write a immediate data into ACC.

MOV A, #0FH

; Write ACC data from BUF data memory.

	MOV	A, BUF		
; or	<b>B0MOV</b>	A, BUF		

The system doesn't store ACC and PFLAG value when interrupt executed. ACC and PFLAG data must be saved to other data memories. "PUSH", "POP" save and load ACC, PFLAG data into buffers.

#### **Example: Protect ACC and working registers.**

PUSH	; Save ACC and PFLAG to buffers.
POP	; Load ACC and PFLAG from buffers.
RETI	; Exit interrupt service vector



## 2.2.3 PROGRAM FLAG

The PFLAG register contains the arithmetic status of ALU operation, system reset status and LVD detecting status. NT0, NPD bits indicate system reset status including power on reset, LVD reset, reset by external pin active and watchdog reset. C, DC, Z bits indicate the result status of ALU operation. LVD24, LVD36 bits indicate LVD detecting power voltage status.

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	LVD36	LVD24	-	С	DC	Z
Read/Write	R/W	R/W	R	R	-	R/W	R/W	R/W
After reset	-	-	0	0	-	0	0	0

#### Bit [7:6] **NT0, NPD:** Reset status flag.

NT0	NPD	Reset Status
0	0	Watch-dog time out
0	1	Reserved
1	0	Reset by LVD
1	1	Reset by external Reset Pin

Bit 5 **LVD36:** LVD 3.6V operating flag and only support LVD code option is LVD\_H.

- 0 =Inactive (VDD > 3.6V).
- $1 = \text{Active (VDD } \leq 3.6\text{V}).$
- Bit 4 LVD24: LVD 2.4V operating flag and only support LVD code option is LVD\_M.
  - 0 =Inactive (VDD > 2.4V).
  - 1 = Active (VDD  $\leq 2.4$ V).

#### Bit 2 C: Carry flag

- 1 = Addition with carry, subtraction without borrowing, rotation with shifting out logic "1", comparison result  $\ge 0$ .
- 0 = Addition without carry, subtraction with borrowing signal, rotation with shifting out logic "0", comparison result < 0.

#### Bit 1 DC: Decimal carry flag

- 1 = Addition with carry from low nibble, subtraction without borrow from high nibble.
- 0 = Addition without carry from low nibble, subtraction with borrow from high nibble.

#### Bit 0 Z: Zero flag

- 1 = The result of an arithmetic/logic/branch operation is zero.
- 0 = The result of an arithmetic/logic/branch operation is not zero.

#### **\*** Note: Refer to instruction set table for detailed information of C, DC and Z flags.



## 2.2.4 PROGRAM COUNTER

The program counter (PC) is a 11-bit binary counter separated into the high-byte 3 and the low-byte 8 bits. This counter is responsible for pointing a location in order to fetch an instruction for kernel circuit. Normally, the program counter is automatically incremented with each instruction during program execution.

Besides, it can be replaced with specific address by executing CALL or JMP instruction. When JMP or CALL instruction is executed, the destination address will be inserted to bit 0 ~ bit 10.

	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PC	-	-	-	-	1	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
After reset	-	-	-	-	-	0	0	0	0	0	0	0	0	0	0	0
	PCH								PC	CL						

#### ONE ADDRESS SKIPPING

There are nine instructions (CMPRS, INCS, INCMS, DECS, DECMS, BTS0, BTS1, B0BTS0, B0BTS1) with one address skipping function. If the result of these instructions is true, the PC will add 2 steps to skip next instruction.

If the condition of bit test instruction is true, the PC will add 2 steps to skip next instruction.

C0STEP:	B0BTS1 JMP  NOP	FC COSTEP	; To skip, if Carry_flag = 1 ; Else jump to COSTEP.
C1STEP:	B0MOV B0BTS0 JMP  NOP	A, BUF0 FZ C1STEP	; Move BUF0 value to ACC. ; To skip, if Zero flag = 0. ; Else jump to C1STEP.

If the ACC is equal to the immediate data or memory, the PC will add 2 steps to skip next instruction.

CMPRS JMP	A, #12H C0STEP	; To skip, if ACC = 12H. ; Else jump to C0STEP.
 NOP		

COSTEP:



If the destination increased by 1, which results overflow of 0xFF to 0x00, the PC will add 2 steps to skip next instruction.

INCS instruction:	INCS JMP	BUF0 COSTEP	; Jump to C0STEP if ACC is not zero.
COSTEP:	 NOP		
INCMS instruction:	INCMS JMP  NOP	BUF0 COSTEP	; Jump to C0STEP if BUF0 is not zero.

If the destination decreased by 1, which results underflow of 0x01 to 0x00, the PC will add 2 steps to skip next instruction.

DECS instruction:	<b>DECS</b> JMP	BUF0 COSTEP	; Jump to C0STEP if ACC is not zero.
C0STEP:	NOP		

## **DECMS** instruction:

	DECMS JMP	BUF0 C0STEP	; Jump to C0STEP if BUF0 is not zero.
COSTEP:	 NOP		



#### **MULTI-ADDRESS JUMPING**

Users can jump around the multi-address by either JMP instruction or ADD M, A instruction (M = PCL) to activate multi-address jumping function. Program Counter supports "ADD M,A", "ADC M,A" and "B0ADD M,A" instructions for carry to PCH when PCL overflow automatically. For jump table or others applications, users can calculate PC value by the three instructions and don't care PCL overflow problem.

\* Note: PCH only support PC up counting result and doesn't support PC down counting. When PCL is carry after PCL+ACC, PCH adds one automatically. If PCL borrow after PCL–ACC, PCH keeps value and not change.

#### > Example: If PC = 0323H (PCH = 03H, PCL = 23H)

; PC = 0323H	MOV B0MOV 	A, #28H PCL, A	; Jump to address 0328H
; PC = 0328H	MOV B0MOV 	A, #00H PCL, A	; Jump to address 0300H

#### > Example: If PC = 0323H (PCH = 03H, PCL = 23H)

; PC = 0323H

B0ADD	PCL, A	; PCL = PCL + ACC, the PCH cannot be changed.
JMP	<b>A0POINT</b>	; If ACC = 0, jump to A0POINT
JMP	A1POINT	; ACC = 1, jump to A1POINT
JMP	A2POINT	; ACC = 2, jump to A2POINT
JMP	A3POINT	; ACC = 3, jump to A3POINT



## 2.2.5 H, L REGISTERS

The H and L registers are the 8-bit buffers. There are two major functions of these registers.

- Can be used as general working registers
- Can be used as RAM data pointers with @HL register

081H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Н	HBIT7	HBIT6	HBIT5	HBIT4	HBIT3	HBIT2	HBIT1	HBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

080H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
L	LBIT7	LBIT6	LBIT5	LBIT4	LBIT3	LBIT2	LBIT1	LBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

Example: If want to read a data from RAM address 20H of bank\_0, it can use indirectly addressing mode to access data as following.

B0MOV	H, #00H	; To set RAM bank 0 for H register
B0MOV	L, #20H	; To set location 20H for L register
B0MOV	A, @HL	; To read a data into ACC

> Example: Clear general-purpose data memory area of bank 0 using @HL register.

	CLR	H	; H = 0, bank 0
	B0MOV	L, #07FH	; L = 7FH, the last address of the data memory area
CLR_HL_BUF:	CLR	@HL	; Clear @HL to be zero
	DECMS	L	; L – 1, if L = 0, finish the routine
	JMP	CLR_HL_BUF	; Not zero
END_CLR:	CLR 	@HL	; End of clear general purpose data memory area of bank 0



## 2.2.6 Y, Z REGISTERS

The Y and Z registers are the 8-bit buffers. There are three major functions of these registers.

- Can be used as general working registers
- Can be used as RAM data pointers with @YZ register
- Can be used as ROM data pointer with the MOVC instruction for look-up table

084H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Y	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

083H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Z	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

**Example:** Uses Y, Z register as the data pointer to access data in the RAM address 025H of bank0.

B0MOV	Y, #00H	; To set RAM bank 0 for Y register
B0MOV B0MOV	Z, #25H A. @YZ	; To set location 25H for Z register ; To read a data into ACC
	· , • · -	,

**Example:** Uses the Y, Z register as data pointer to clear the RAM data.

	B0MOV B0MOV	Y, #0 Z, #07FH	; Y = 0, bank 0 ; Z = 7FH, the last address of the data memory area
CLR_YZ_BUF:		@\/ <b>7</b>	
	CLR	@YZ	; Clear @YZ to be zero
	DECMS JMP	Z CLR_YZ_BUF	; Z – 1, if Z= 0, finish the routine ; Not zero
END_CLR:	CLR	@YZ	; End of clear general purpose data memory area of bank 0

## 2.2.7 R REGISTER

R register is an 8-bit buffer. There are two major functions of the register.

- Can be used as working register
- For store high-byte data of look-up table (MOVC instruction executed, the high-byte data of specified ROM address will be stored in R register and the low-byte data will be stored in ACC).

082H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
R	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

Note: Please refer to the "LOOK-UP TABLE DESCRIPTION" about R register look-up table application.



## 2.3 ADDRESSING MODE

## 2.3.1 IMMEDIATE ADDRESSING MODE

The immediate addressing mode uses an immediate data to set up the location in ACC or specific RAM.

**Example: Move the immediate data 12H to ACC.** 

MOV A, #12H ; To set an immediate data 12H into ACC.

> Example: Move the immediate data 12H to R register.

B0MOV R, #12H ; To set an immediate data 12H into R register.

Note: In immediate addressing mode application, the specific RAM must be 0x80~0x87 working register.

## 2.3.2 DIRECTLY ADDRESSING MODE

The directly addressing mode moves the content of RAM location in or out of ACC.

#### **Example: Move 0x12 RAM location data into ACC.**

B0MOV A, 12H ; To get a content of RAM location 0x12 of bank 0 and save in ACC.

**Example: Move ACC data into 0x12 RAM location.** 

**B0MOV** 

12H, A ; To get a content of ACC and save in RAM location 12H of bank 0.

## 2.3.3 INDIRECTLY ADDRESSING MODE

The indirectly addressing mode is to access the memory by the data pointer registers (Y/Z).

> Example: Indirectly addressing mode with @YZ register.


B0MOV	Y, #0	; To clear Y register to access RAM bank 0.
B0MOV	Z, #12H	; To set an immediate data 12H into Z register.
B0MOV	A, @YZ	; Use data pointer @YZ reads a data from RAM location
		; 012H into ACC.



## 2.4 STACK OPERATION

## 2.4.1 OVERVIEW

The stack buffer has 8-level. These buffers are designed to push and pop up program counter's (PC) data when interrupt service routine and "CALL" instruction are executed. The STKP register is a pointer designed to point active level in order to push or pop up data from stack buffer. The STKnH and STKnL are the stack buffers to store program counter (PC) data.





## 2.4.2 STACK REGISTERS

The stack pointer (STKP) is a 3-bit register to store the address used to access the stack buffer, 11-bit data memory (STKnH and STKnL) set aside for temporary storage of stack addresses.

The two stack operations are writing to the top of the stack (push) and reading from the top of stack (pop). Push operation decrements the STKP and the pop operation increments each time. That makes the STKP always point to the top address of stack buffer and write the last program counter value (PC) into the stack buffer.

The program counter (PC) value is stored in the stack buffer before a CALL instruction executed or during interrupt service routine. Stack operation is a LIFO type (Last in and first out). The stack pointer (STKP) and stack buffer (STKnH and STKnL) are located in the system register area bank 0.

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	-	STKPB2	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	R/W	R/W	R/W
After reset	0	-	-	-	-	1	1	1

Bit[2:0] **STKPBn:** Stack pointer  $(n = 0 \sim 2)$ 

- Bit 7 **GIE:** Global interrupt control bit.
  - 0 = Disable.
  - 1 = Enable. Please refer to the interrupt chapter.
- Example: Stack pointer (STKP) reset, we strongly recommended to clear the stack pointer in the beginning of the program.

MOV	A, #00000111B
B0MOV	STKP, A

	0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read/Write         -         -         R/W         R/W         R/W	STKnH	-	-	-	-	-	SnPC10	SnPC9	SnPC8
	Read/Write	-	-	-	-	-	R/W	R/W	R/W
After reset 0 0 0	After reset	-	-	-	-	-	0	0	0

0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnL	SnPC7	SnPC6	SnPC5	SnPC4	SnPC3	SnPC2	SnPC1	SnPC0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

STKn = STKnH, STKnL ( $n = 7 \sim 0$ )



## 2.4.3 STACK OPERATION EXAMPLE

The two kinds of Stack-Save operations refer to the stack pointer (STKP) and write the content of program counter (PC) to the stack buffer are CALL instruction and interrupt service. Under each condition, the STKP decreases and points to the next available stack location. The stack buffer stores the program counter about the op-code address. The Stack-Save operation is as the following table.

Stack Level	S	STKP Registe	er	Stack	Buffer	Description
Stack Level STKPB		STKPB1	STKPB0	High Byte	Low Byte	Description
0	1	1	1	Free	Free	-
1	1	1	0	STK0H	STK0L	-
2	1	0	1	STK1H	STK1L	-
3	1	0	0	STK2H	STK2L	-
4	0	1	1	STK3H	STK3L	-
5	0	1	0	STK4H	STK4L	-
6	0	0	1	STK5H	STK5L	-
7	0	0	0	STK6H	STK6L	-
8	1	1	1	STK7H	STK7L	-
> 8	1	1	0	-	-	Stack Over, error

There are Stack-Restore operations correspond to each push operation to restore the program counter (PC). The RETI instruction uses for interrupt service routine. The RET instruction is for CALL instruction. When a pop operation occurs, the STKP is incremented and points to the next free stack location. The stack buffer restores the last program counter (PC) to the program counter registers. The Stack-Restore operation is as the following table.

Stack Level	S	STKP Registe	er	Stack	Buffer	Description
Slack Level	STKPB2	STKPB1	STKPB0	High Byte	Low Byte	Description
8	1	1	1	STK7H	STK7L	-
7	0	0	0	STK6H	STK6L	-
6	0	0	1	STK5H	STK5L	-
5	0	1	0	STK4H	STK4L	-
4	0	1	1	STK3H	STK3L	-
3	1	0	0	STK2H	STK2L	-
2	1	0	1	STK1H	STK1L	-
1	1	1	0	STK0H	STK0L	-
0	1	1	1	Free	Free	-



## 2.5 CODE OPTION TABLE

The code option is the system hardware configurations including noise filter option, watchdog timer operation, LVD option, reset pin option and OTP ROM security control. The code option items are as following table:

Code Option	Content	Function Description		
	Always_On	Watchdog timer is always on enable even in power down and green mode.		
Watch_Dog	Enable	Enable watchdog timer. Watchdog timer stops in power down mode and green mode.		
	Disable	Disable Watchdog function.		
	Fhosc/2	Instruction cycle is 2 oscillator clocks.		
Fonu	Fhosc/4	Instruction cycle is 4 oscillator clocks.		
Fcpu	Fhosc/8	Instruction cycle is 8 oscillator clocks.		
	Fhosc/16	Instruction cycle is 16 oscillator clocks.		
Reset		Enable External reset pin.		
Reset_Pin	P56	Enable P5.6 input only without pull-up resister.		
Security.	Enable	Enable ROM code Security function.		
Security Disable		Disable ROM code Security function.		
	LVD_L	LVD will reset chip if VDD is below 2.0V		
		LVD will reset chip if VDD is below 2.0V		
LVD	LVD_M	Enable LVD24 bit of PFLAG register for 2.4V low voltage indicator.		
		LVD will reset chip if VDD is below 2.4V		
	LVD_H	Enable LVD36 bit of PFLAG register for 3.6V low voltage indicator.		
	LVD_MAX	LVD will reset chip if VDD is below 3.6V		

## 2.5.1 Fcpu code option

Fcpu means instruction cycle of normal mode (high clock). In slow mode, the system clock source is internal low speed RC oscillator. The Fcpu of slow mode isn't controlled by Fcpu code option and fixed Flosc/4 (16KHz/4 @3V, 32KHz/4 @5V).

## 2.5.2 Reset\_Pin code option

The reset pin is shared with general input only pin controlled by code option.

- **Reset:** The reset pin is external reset function. When falling edge trigger occurring, the system will be reset.
- **P56:** Set reset pin to general input only pin (P5.6). The external reset function is disabled and the pin is input pin.

## 2.5.3 Security code option

Security code option is OTP ROM protection. When enable security code option, the ROM code is secured and not dumped complete ROM contents.



# **3** RESET

## 3.1 OVERVIEW

The system would be reset in three conditions as following.

- Power on reset
- Watchdog reset
- Brown out reset
- External reset (only supports external reset pin enable situation)


When any reset condition occurs, all system registers keep initial status, program stops and program counter is cleared. After reset status released, the system boots up and program starts to execute from ORG 0. The NT0, NPD flags indicate system reset status. The system can depend on NT0, NPD status and go to different paths by program.

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	LVD36	LVD24	-	С	DC	Z
Read/Write	R/W	R/W	R	R	-	R/W	R/W	R/W
After reset	-	-	0	0	-	0	0	0

#### Bit [7:6] NT0, NPD: Reset status flag.

NT0	NPD	Condition	Description
0	0	Watchdog reset	Watchdog timer overflow.
0	1	Reserved	-
1	0	Power on reset and LVD reset.	Power voltage is lower than LVD detecting level.
1	1	External reset	External reset pin detect low level status.

Finishing any reset sequence needs some time. The system provides complete procedures to make the power on reset successful. For different oscillator types, the reset time is different. That causes the VDD rise rate and start-up time of different oscillator is not fixed. RC type oscillator's start-up time is very short, but the crystal type is longer. Under client terminal application, users have to take care the power on reset time for the master terminal requirement. The reset timing diagram is as following.





## 3.2 POWER ON RESET

The power on reset depend no LVD operation for most power-up situations. The power supplying to system is a rising curve and needs some time to achieve the normal voltage. Power on reset sequence is as following.

- **Power-up:** System detects the power voltage up and waits for power stable.
- External reset (only external reset pin enable): System checks external reset pin status. If external reset pin is not high level, the system keeps reset status and waits external reset pin released.
- **System initialization:** All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- **Program executing:** Power on sequence is finished and program executes from ORG 0.

## 3.3 WATCHDOG RESET

Watchdog reset is a system protection. In normal condition, system works well and clears watchdog timer by program. Under error condition, system is in unknown situation and watchdog can't be clear by program before watchdog timer overflow. Watchdog timer overflow occurs and the system is reset. After watchdog reset, the system restarts and returns normal mode. Watchdog reset sequence is as following.

- Watchdog timer status: System checks watchdog timer overflow status. If watchdog timer overflow occurs, the system is reset.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- **Program executing:** Power on sequence is finished and program executes from ORG 0.

Watchdog timer application note is as following.


- Before clearing watchdog timer, check I/O status and check RAM contents can improve system error.
- Don't clear watchdog timer in interrupt vector and interrupt service routine. That can improve main routine fail.
- Clearing watchdog timer program is only at one part of the program. This way is the best structure to enhance the watchdog timer function.

Note: Please refer to the "WATCHDOG TIMER" about watchdog timer detail information.



## 3.4 BROWN OUT RESET

The brown out reset is a power dropping condition. The power drops from normal voltage to low voltage by external factors (e.g. EFT interference or external loading changed). The brown out reset would make the system not work well or executing program error.



The power dropping might through the voltage range that's the system dead-band. The dead-band means the power range can't offer the system minimum operation power requirement. The above diagram is a typical brown out reset diagram. There is a serious noise under the VDD, and VDD voltage drops very deep. There is a dotted line to separate the system working area. The above area is the system work well area. The below area is the system work error area called dead-band. V1 doesn't touch the below area and not effect the system operation. But the V2 and V3 is under the below area and may induce the system error occurrence. Let system under dead-band includes some conditions.

#### **DC** application:

The power source of DC application is usually using battery. When low battery condition and MCU drive any loading, the power drops and keeps in dead-band. Under the situation, the power won't drop deeper and not touch the system reset voltage. That makes the system under dead-band.

#### AC application:


In AC power application, the DC power is regulated from AC power source. This kind of power usually couples with AC noise that makes the DC power dirty. Or the external loading is very heavy, e.g. driving motor. The loading operating induces noise and overlaps with the DC power. VDD drops by the noise, and the system works under unstable power situation.

The power on duration and power down duration are longer in AC application. The system power on sequence protects the power on successful, but the power down situation is like DC low battery condition. When turn off the AC power, the VDD drops slowly and through the dead-band for a while.



## 3.4.1 THE SYSTEM OPERATING VOLTAGE


To improve the brown out reset needs to know the system minimum operating voltage which is depend on the system executing rate and power level. Different system executing rates have different system minimum operating voltage. The electrical characteristic section shows the system voltage to executing rate relationship.



System Rate (Fcpu)

Normally the system operation voltage area is higher than the system reset voltage to VDD, and the reset voltage is decided by LVD detect level. The system minimum operating voltage rises when the system executing rate upper even higher than system reset voltage. The dead-band definition is the system minimum operating voltage above the system reset voltage.

## 3.4.2 LOW VOLTAGE DETECTOR (LVD)



The LVD (low voltage detector) is built-in Sonix 8-bit MCU to be brown out reset protection. When the VDD drops and is below LVD detect voltage, the LVD would be triggered, and the system is reset. The LVD detect level is different by each MCU. The LVD voltage level is a point of voltage and not easy to cover all dead-band range. Using LVD to improve brown out reset is depend on application requirement and environment. If the power variation is very deep, violent and trigger the LVD, the LVD can be the protection. If the power variation can touch the LVD detect level and make system work error, the LVD can't be the protection and need to other reset methods. More detail LVD information is in the electrical characteristic section.

The LVD is three levels design (2.0V/2.4V/3.6V) and controlled by LVD code option. The 2.0V LVD is always enable for power on reset and Brown Out reset. The 2.4V LVD includes LVD reset function and flag function to indicate VDD status function. The 3.6V includes flag function to indicate VDD status. LVD flag function can be an easy low battery detector. LVD24, LVD36 flags indicate VDD voltage level. For low battery detect application, only checking LVD24, LVD36 status to be battery status. This is a cheap and easy solution.



086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	LVD36	LVD24	-	С	DC	Z
Read/Write	R/W	R/W	R	R	-	R/W	R/W	R/W
After reset	-	-	0	0	-	0	0	0

Bit 5 LVD 3.6V operating flag and only support LVD code option is LVD\_H.

0 =Inactive (VDD > 3.6V).

 $1 = \text{Active (VDD } \leq 3.6\text{V}).$ 

#### Bit 4 **LVD24:** LVD 2.4V operating flag and only support LVD code option is LVD\_M. 0 = Inactive (VDD > 2.4V).

1 = Active (VDD  $\leq 2.4$ V).

LVD	LVD Code Option							
LVD	LVD_L	LVD_M	LVD_H	LVD_MAX				
2.0V Reset	Available	Available	Available	Available				
2.4V Flag	-	Available	-	-				
2.4V Reset	-	-	Available	-				
3.6V Flag	-	-	Available	-				
3.6V Reset	-	-	-	Available				

#### LVD\_L

If VDD < 2.0V, system will be reset.

Disable LVD24 and LVD36 bit of PFLAG register.

#### LVD\_M

If VDD < 2.0V, system will be reset.

Enable LVD24 bit of PFLAG register. If VDD > 2.4V, LVD24 is "0". If VDD  $\leq$  2.4V, LVD24 flag is "1". Disable LVD36 bit of PFLAG register.

#### LVD\_H

If VDD < 2.4V, system will be reset.

Enable LVD24 bit of PFLAG register. If VDD > 2.4V, LVD24 is "0". If VDD ≦ 2.4V, LVD24 flag is "1".

Enable LVD36 bit of PFLAG register. If VDD > 3.6V, LVD36 is "0". If VDD ≦ 3.6V, LVD36 flag is "1".

#### LVD\_MAX

If VDD < 3.6V, system will be reset.

#### K Note:

- 1. After any LVD reset, LVD24, LVD36 flags are cleared.
- 2. The voltage level of LVD 2.4V or 3.6V is for design reference only. Don't use the LVD indicator as precision VDD measurement.



## 3.4.3 BROWN OUT RESET IMPROVEMENT

How to improve the brown reset condition? There are some methods to improve brown out reset as following.

- LVD reset
- Watchdog reset
- Reduce the system executing rate
- External reset circuit. (Zener diode reset circuit, Voltage bias reset circuit, External reset IC)

#### \* Note:

- 1. The "Zener diode reset circuit", "Voltage bias reset circuit" and "External reset IC" can completely improve the brown out reset, DC low battery and AC slow power down conditions.
- 2. For AC power application and enhance EFT performance, the system clock is 4MHz/4 (1 mips) and use external reset (" Zener diode reset circuit", "Voltage bias reset circuit", "External reset IC"). The structure can improve noise effective and get good EFT characteristic.

#### Watchdog reset:

The watchdog timer is a protection to make sure the system executes well. Normally the watchdog timer would be clear at one point of program. Don't clear the watchdog timer in several addresses. The system executes normally and the watchdog won't reset system. When the system is under dead-band and the execution error, the watchdog timer can't be clear by program. The watchdog is continuously counting until overflow occurrence. The overflow signal of watchdog timer triggers the system to reset, and the system return to normal mode after reset sequence. This method also can improve brown out reset condition and make sure the system to return normal mode. If the system reset by watchdog and the power is still in dead-band, the system reset sequence won't be successful and the system stays in reset status until the power return to normal range. Watchdog timer application note is as following.

#### Reduce the system executing rate:

If the system rate is fast and the dead-band exists, to reduce the system executing rate can improve the dead-band. The lower system rate is with lower minimum operating voltage. Select the power voltage that's no dead-band issue and find out the mapping system rate. Adjust the system rate to the value and the system exits the dead-band issue. This way needs to modify whole program timing to fit the application requirement.

#### External reset circuit:

The external reset methods also can improve brown out reset and is the complete solution. There are three external reset circuits to improve brown out reset including "Zener diode reset circuit", "Voltage bias reset circuit" and "External reset IC". These three reset structures use external reset signal and control to make sure the MCU be reset under power dropping and under dead-band. The external reset information is described in the next section.



## 3.5 EXTERNAL RESET


External reset function is controlled by "Reset\_Pin" code option. Set the code option as "Reset" option to enable external reset function. External reset pin is Schmitt Trigger structure and low level active. The system is running when reset pin is high level voltage input. The reset pin receives the low voltage and the system is reset. The external reset operation actives in power on and normal running mode. During system power-up, the external reset pin must be high level input, or the system keeps in reset status. External reset sequence is as following.

- External reset (only external reset pin enable): System checks external reset pin status. If external reset pin is not high level, the system keeps reset status and waits external reset pin released.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- **Program executing:** Power on sequence is finished and program executes from ORG 0.

The external reset can reset the system during power on duration, and good external reset circuit can protect the system to avoid working at unusual power condition, e.g. brown out reset in AC power application...

## 3.6 EXTERNAL RESET CIRCUIT

## 3.6.1 Simply RC Reset Circuit




This is the basic reset circuit, and only includes R1 and C1. The RC circuit operation makes a slow rising signal into reset pin as power up. The reset signal is slower than VDD power up timing, and system occurs a power on signal from the timing difference.

Note: The reset circuit is no any protection against unusual power or brown out reset.




## 3.6.2 Diode & RC Reset Circuit



This is the better reset circuit. The R1 and C1 circuit operation is like the simply reset circuit to make a power on signal. The reset circuit has a simply protection against unusual power. The diode offers a power positive path to conduct higher power to VDD. It is can make reset pin voltage level to synchronize with VDD voltage. The structure can improve slight brown out reset condition.

 Note: The R2 100 ohm resistor of "Simply reset circuit" and "Diode & RC reset circuit" is necessary to limit any current flowing into reset pin from external capacitor C in the event of reset pin breakdown due to Electrostatic Discharge (ESD) or Electrical Over-stress (EOS).


## 3.6.3 Zener Diode Reset Circuit



The zener diode reset circuit is a simple low voltage detector and can **improve brown out reset condition completely**. Use zener voltage to be the active level. When VDD voltage level is above "Vz + 0.7V", the C terminal of the PNP transistor outputs high voltage and MCU operates normally. When VDD is below "Vz + 0.7V", the C terminal of the PNP transistor outputs low voltage and MCU is in reset mode. Decide the reset detect voltage by zener specification. Select the right zener voltage to conform the application.



## 3.6.4 Voltage Bias Reset Circuit




The voltage bias reset circuit is a low cost voltage detector and can **improve brown out reset condition completely**. The operating voltage is not accurate as zener diode reset circuit. Use R1, R2 bias voltage to be the active level. When VDD voltage level is above or equal to " $0.7V \times (R1 + R2) / R1$ ", the C terminal of the PNP transistor outputs high voltage and MCU operates normally. When VDD is below " $0.7V \times (R1 + R2) / R1$ ", the C terminal of the PNP transistor outputs low voltage and MCU is in reset mode.

Decide the reset detect voltage by R1, R2 resistances. Select the right R1, R2 value to conform the application. In the circuit diagram condition, the MCU's reset pin level varies with VDD voltage variation, and the differential voltage is 0.7V. If the VDD drops and the voltage lower than reset pin detect level, the system would be reset. If want to make the reset active earlier, set the R2 > R1 and the cap between VDD and C terminal voltage is larger than 0.7V. The external reset circuit is with a stable current through R1 and R2. For power consumption issue application, e.g. DC power system, the current must be considered to whole system power consumption.

Note: Under unstable power condition as brown out reset, "Zener diode rest circuit" and "Voltage bias reset circuit" can protects system no any error occurrence as power dropping. When power drops below the reset detect voltage, the system reset would be triggered, and then system executes reset sequence. That makes sure the system work well under unstable power situation.

## 3.6.5 External Reset IC



The external reset circuit also use external reset IC to enhance MCU reset performance. This is a high cost and good effect solution. By different application and system requirement to select suitable reset IC. The reset circuit can improve all power variation.



## **4** SYSTEM CLOCK

## 4.1 OVERVIEW

The micro-controller is a dual clock system including high-speed and low-speed clocks. The high-speed clock is internal high-speed oscillator. The low-speed clock is from internal low-speed oscillator controlled by "CLKMD" bit of OSCM register. Both high-speed clock and low-speed clock can be system clock source through a divider to decide the system clock rate.


#### • High-speed oscillator

Internal high-speed oscillator is 16MHz RC type called "IHRC".

#### • Low-speed oscillator

Internal low-speed oscillator is 16KHz @3V, 32KHz @5V RC type called "ILRC".

#### • System clock block diagram



- Fhosc: Internal high-speed RC clock.
- Flosc: Internal low-speed RC clock (about 16KHz@3V, 32KHz@5V).
- Fosc: System clock source.
- Fcpu: Instruction cycle.

## 4.2 Fcpu (INSTRUCTION CYCLE)

The system clock rate is instruction cycle called "**Fcpu**" which is divided from the system clock source and decides the system operating rate. Fcpu rate is selected by Fcpu code option and the range is **Fhosc/1~Fhosc/16** under system normal mode. If Fcpu code option is Fhosc/4, the Fcpu frequency is 16MHz/4 = 4MHz. Under system slow mode, the Fcpu is fixed Flosc/4, 16KHz/4=4KHz @3V, 32KHz/4=8KHz @5V.

 Note: In high noisy environment, "Fcpu = Fhosc/4~Fhosc/16" is the strongly recommendation to reduce noise effect.




## 4.3 SYSTEM HIGH-SPEED CLOCK

The system high-speed clock is internal high-speed RC type oscillator and is the system clock source. The internal high-speed oscillator is 16MHz RC type. The accuracy is  $\pm$  2% under commercial condition.

## 4.4 SYSTEM LOW-SPEED CLOCK

The system low clock source is the internal low-speed oscillator built in the micro-controller. The low-speed oscillator uses RC type oscillator circuit. The frequency is affected by the voltage and temperature of the system. In common condition, the frequency of the RC oscillator is about 16KHz at 3V and 32KHz at 5V. The relation between the RC frequency and voltage is as the following figure.



The internal low RC supports watchdog clock source and system slow mode controlled by "CLKMD" bit of OSCM register.

- Flosc = Internal low RC oscillator (about 16KHz @3V, 32KHz @5V).
- Slow mode Fcpu = Flosc / 4

There are two conditions to stop internal low RC. One is power down mode, and the other is green mode of 32K mode and watchdog disable. If system is in 32K mode and watchdog disable, only 32K oscillator actives and system is under low power consumption.

> Example: Stop internal low-speed oscillator by power down mode.

B0BSET	FCPUM0	; To stop external high-speed oscillator and internal low-speed
		; oscillator called power down mode (sleep mode).

## Note: The internal low-speed clock can't be turned off individually. It is controlled by CPUM0, CPUM1 (32K, watchdog disable) bits of OSCM register.



## 4.5 OSCM REGISTER

The OSCM register is an oscillator control register. It controls oscillator status, system mode.

0CAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OSCM	0	0	0	CPUM1	CPUM0	CLKMD	STPHX	0
Read/Write	-	-	-	R/W	R/W	R/W	R/W	-
After reset	-	-	-	0	0	0	0	-

Bit 1 **STPHX:** Internal high-speed oscillator control bit.

0 = Internal high-speed oscillator free run.

1 = Internal high-speed oscillator free run stop. Internal low-speed RC oscillator is still running.

- Bit 2 **CLKMD:** System high/Low clock mode control bit. 0 = Normal (dual) mode. System clock is high clock. 1 = Slow mode. System clock is internal low clock.
- Bit[4:3] **CPUM[1:0]:** CPU operating mode control bits.

00 = normal.

01 = sleep (power down) mode.

10 = green mode.

11 = reserved.

"STPHX" bit controls internal high speed RC type oscillator operation. When "STPHX=0", the internal high speed RC type oscillator active. When "STPHX=1", the internal high speed RC type oscillator are disabled. T

## 4.6 SYSTEM CLOCK MEASUREMENT

Under design period, the users can measure system clock speed by software instruction cycle (Fcpu).

> Example: Fcpu instruction cycle of external oscillator.


	BOBSET	P0M.0	; Set P0.0 to be output mode for outputting Fcpu toggle signal.
@@:			
	B0BSET	P0.0	; Output Fcpu toggle signal in low-speed clock mode.
	B0BCLR	P0.0	; Measure the Fcpu frequency by oscilloscope.
	JMP	@B	




## 4.7 SYSTEM CLOCK TIMING

Parameter	Symbol	Description	Typical
Hardware configuration time	Tcfg	2048*F <sub>ILRC</sub>	64ms @ F <sub>ILRC</sub> = 32KHz
			128ms @ F <sub>ILRC</sub> = 16KHz
Oscillator start up time	Tost	The start-up time is depended on oscillator's material,	-
		factory and architecture. The internal high speed RC type	
		oscillator's start-up time is very short and ignored.	
Oscillator warm-up time	Tosp	Oscillator warm-up time of reset condition.	128us @ F <sub>hosc</sub> = 16MHz
	-	2048*Fhose	
		(Power on reset, LVD reset, watchdog reset, external	
		reset pin active.)	
		Oscillator warm-up time of power down mode wake-up	2us @ F <sub>hosc</sub> = 16MHz
		condition.	
		32*F <sub>hosc</sub> Internal high-speed RC type oscillator.	


### • Power On Reset Timing



## External Reset Pin Reset Timing




## • Watchdog Reset Timing






### • Power Down Mode Wake-up Timing




## Green Mode Wake-up Timing



#### • Oscillator Start-up Time

The start-up time is depended on oscillator's material, factory and architecture. The internal high speed RC type oscillator's start-up time is very short and ignored.






## **5** SYSTEM OPERATION MODE

## 5.1 OVERVIEW

The chip builds in four operating mode for difference clock rate and power saving reason. These modes control oscillators, op-code operation and analog peripheral devices' operation.

- Normal mode: System high-speed operating mode.
- Slow mode: System low-speed operating mode.
- Power down mode: System power saving mode (Sleep mode).
- Green mode: System ideal mode.

#### **Operating Mode Control Block**



#### **Operating Mode Clock Control Table**

Operating Mode	Normal Mode	Slow Mode	Green Mode	Power Down Mode
IHRC	Running	By STPHX	By STPHX	Stop
ILRC	Running	Running	Running	Stop
CPU instruction	Executing	Executing	Stop	Stop
T0 timer	By T0ENB	By T0ENB	By T0ENB	Inactive
TC0 timer	By TC0ENB	By TC0ENB	By TC0ENB (PWM active)	Inactive
TC1 timer	By TC1ENB	By TC1ENB	By TC1ENB (PWM active)	Inactive
T1 timer	By T1ENB	By T1ENB	By T1ENB	Inactive
Watchdog timer	By Watch_Dog	By Watch_Dog	By Watch_Dog	By Watch_Dog
watchdog tiller	Code option	Code option	Code option	Code option
Internal interrupt	All active	All active	T0, T1	All inactive
External interrupt	All active	All active	All active	All inactive
Wakeup source	-	-	P0, P1, T0, T1, CMP0, Reset	P0, P1, Reset

- **IHRC:** Internal high-speed oscillator RC type.
- **ILRC:** Internal low-speed oscillator RC type.



## 5.2 NORMAL MODE

The Normal Mode is system high clock operating mode. The system clock source is from high speed oscillator. The program is executed. After power on and any reset trigger released, the system inserts into normal mode to execute program. When the system is wake-up from power down mode, the system also inserts into normal mode. In normal mode, the high speed oscillator actives, and the power consumption is largest of all operating modes.

- The program is executed, and full functions are controllable.
- The system rate is high speed.
- The high speed oscillator and internal low speed RC type oscillator active.
- Normal mode can be switched to other operating modes through OSCM register.
- Power down mode is wake-up to normal mode.
- Slow mode is switched to normal mode.
- Green mode from normal mode is wake-up to normal mode.

## 5.3 SLOW MODE

The slow mode is system low clock operating mode. The system clock source is from internal low speed RC type oscillator. The slow mode is controlled by CLKMD bit of OSCM register. When CLKMD=0, the system is in normal mode. When CLKMD=1, the system inserts into slow mode. The high speed oscillator won't be disabled automatically after switching to slow mode, and must be disabled by SPTHX bit to reduce power consumption. In slow mode, the system rate is fixed Flosc/4 (Flosc is internal low speed RC type oscillator frequency).

- The program is executed, and full functions are controllable.
- The system rate is low speed (Flosc/4).
- The internal low speed RC type oscillator actives, and the high speed oscillator is controlled by STPHX=1. In slow mode, to stop high speed oscillator is strongly recommendation.
- Slow mode can be switched to other operating modes through OSCM register.
- Power down mode from slow mode is wake-up to normal mode.
- Normal mode is switched to slow mode.
- Green mode from slow mode is wake-up to slow mode.

## 5.4 POWER DOWN MDOE

The power down mode is the system ideal status. No program execution and oscillator operation. Whole chip is under low power consumption status under 1uA. The power down mode is waked up by P0, P1 hardware level change trigger. P1 wake-up function is controlled by P1W register. Any operating modes into power down mode, the system is waked up to normal mode. Inserting power down mode is controlled by CPUM0 bit of OSCM register. When CPUM0=1, the system inserts into power down mode. After system wake-up from power down mode, the CPUM0 bit is disabled (zero status) automatically.

- The program stops executing, and full functions are disabled.
- All oscillators including external high speed oscillator, internal high speed oscillator and internal low speed oscillator stop.
- The power consumption is under 1uA.
- The system inserts into normal mode after wake-up from power down mode.
- The power down mode wake-up source is P0 and P1 level change trigger.

Note: If the system is in normal mode, to set STPHX=1 to disable the high clock oscillator. The system is under no system clock condition. This condition makes the system stay as power down mode, and can be wake-up by P0, P1 level change trigger.



## 5.5 GREEN MODE

The green mode is another system ideal status not like power down mode. In power down mode, all functions and hardware devices are disabled. But in green mode, the system clock source keeps running, so the power consumption of green mode is larger than power down mode. In green mode, the program isn't executed, but the timer with wake-up function actives as enabled, and the timer clock source is the non-stop system clock. The green mode has 2 wake-up sources. One is the P0, P1 level change trigger wake-up. The other one is internal timer with wake-up function occurring overflow. That's mean users can setup one fix period to timer, and the system is waked up until the time out. Inserting green mode is controlled by CPUM1 bit of OSCM register. When CPUM1=1, the system inserts into green mode. After system wake-up from green mode, the CPUM1 bit is disabled (zero status) automatically.

- The program stops executing, and full functions are disabled.
- Only the timer with wake-up function actives.
- The oscillator to be the system clock source keeps running, and the other oscillators operation is depend on system operation mode configuration.
- If inserting green mode from normal mode, the system insets to normal mode after wake-up.
- If inserting green mode from slow mode, the system insets to slow mode after wake-up.
- The green mode wake-up sources are P0, P1 level change trigger and unique time overflow.
- PWM and buzzer output functions active in green mode, but the timer can't wake-up the system as overflow.
- Note: Sonix provides "GreenMode" macro to control green mode operation. It is necessary to use "GreenMode" macro to control system inserting green mode. The macro includes three instructions. Please take care the macro length as using BRANCH type instructions, e.g. bts0, bts1, b0bts0, b0bts1, ins, incms, decs, decms, cmprs, jmp, or the routine would be error.



## 5.6 OPERATING MODE CONTROL MACRO

Sonix provides operating mode control macros to switch system operating mode easily.

	1	I macros to switch system operating mode easily.		
Macro	Length	Description		
SleepMode	1-word	The system insets into Sleep Mode (Power Down Mode).		
GreenMode	3-word	The system inserts into Green Mode.		
SlowMode	2-word	The system inserts into Slow Mode and stops high speed oscillator.		
Slow2Normal	5-word The system returns to Normal Mode from Slow Mode. The made			
		includes operating mode switch, enable high speed oscillator, high		
		speed oscillator warm-up delay time.		
Example: Switc	h normal/slow	mode to power down (sleep) mode.		
Slee	pMode	; Declare "SleepMode" macro directly.		
Example: Switc	h normal mode:	to slow mode.		
Slow	vMode	; Declare "SlowMode" macro directly.		
Example: Switc	h slow mode to	o normal mode (The external high-speed oscillator stops).		
Slow	v2Normal	; Declare "Slow2Normal" macro directly.		
> Example: Switc	h normal/slow	mode to green mode.		
Gree	enMode	; Declare "GreenMode" macro directly.		
Example: Switc	h normal/slow	mode to green mode and enable T0 wake-up function.		
; Set T0 timer wakeup B0B B0B MOV	CLR FT CLR FT / A,;	OIEN       ; To disable T0 interrupt service         OENB       ; To disable T0 timer         #20H       ;		
BOM MO\ BOM	/ A,;	M,A ; To set T0 clock = Fcpu / 64 #74H C,A ; To set T0C initial value = 74H (To set T0 interval = 10 r		

B0BCLR FT0IEN B0BCLR FT0IRQ B0BSET FT0ENB ; Go into green mode

GreenMode

; Declare "GreenMode" macro directly.

; To disable T0 interrupt service

; To clear T0 interrupt request

; To enable T0 timer



## 5.7 WAKEUP

## 5.7.1 OVERVIEW

Under power down mode (sleep mode) or green mode, program doesn't execute. The wakeup trigger can wake the system up to normal mode or slow mode. The wakeup trigger sources are external trigger (P0/P1 level change) and internal trigger (T0/T1 timer overflow).

- Power down mode is waked up to normal mode. The wakeup trigger is only external trigger (P0/P1 level change)
- Green mode is waked up to last mode (normal mode or slow mode). The wakeup triggers are external trigger (P0/P1 level change) and internal trigger (T0/T1 timer overflow).

## **5.7.2 WAKEUP TIME**

When the system is in power down mode (sleep mode), the high clock oscillator stops. When waked up from power down mode, MCU waits for 32 internal high-speed oscillator clocks as the wakeup time to stable the oscillator circuit. After the wakeup time, the system goes into the normal mode.

Note: Wakeup from green mode is no wakeup time because the clock doesn't stop in green mode.

The value of the wakeup time is as the following.

The Wakeup time = 1/Fhosc \* 32 (sec) + high clock start-up time

Example: In power down mode (sleep mode), the system is waked up. After the wakeup time, the system goes into normal mode. The wakeup time is as the following.


The wakeup time = 1/Fhosc \* 32 = 2 us (Fhosc = 16MHz)



## 6 INTERRUPT

## 6.1 OVERVIEW

This MCU provides 7 interrupt sources, including 6 internal interrupt (T0/TC0/TC1/T1/CM0/SIO) and 1 external interrupt (INT0). The external interrupt can wakeup the chip while the system is switched from power down mode to high-speed normal mode, and interrupt request is latched until return to normal mode. Once interrupt service is executed, the GIE bit in STKP register will clear to "0" for stopping other interrupt request. On the contrast, when interrupt service exits, the GIE bit will set to "1" to accept the next interrupts' request. The interrupt request signals are stored in INTRQ register.



Note: The GIE bit must enable during all interrupt operation.



## 6.2 INTEN INTERRUPT ENABLE REGISTER

INTEN is the interrupt request control register including three internal interrupts, two external interrupts enable control bits. One of the register to be set "1" is to enable the interrupt request function. Once of the interrupt occur, the stack is incremented and program jump to ORG 8 to execute interrupt service routines. The program exits the interrupt service routine when the returning interrupt service routine instruction (RETI) is executed.

0C9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTEN	CM0IEN	TC1IEN	<b>TC0IEN</b>	TOIEN	SIOIEN	T1IEN	-	P00IEN
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	-	R/W
After reset	0	0	0	0	0	0	-	0

- Bit 0 **POOIEN:** External P0.0 interrupt (INT0) control bit.
  - 0 = Disable INT0 interrupt function.
  - 1 = Enable INT0 interrupt function.
- Bit 2 **T1IEN:** T1 timer interrupt control bit. 0 = Disable T1 interrupt function.
  - 1 = Enable T1 interrupt function.
- Bit 3 **SIOIEN:** SIO interrupt control bit. 0 = Disable SIO interrupt function. 1 = Enable SIO interrupt function.
- Bit 4 **TOIEN:** T0 timer interrupt control bit. 0 = Disable T0 interrupt function. 1 = Enable T0 interrupt function.
- Bit 5 **TCOIEN:** TCO timer interrupt control bit. 0 = Disable TCO interrupt function. 1 = Enable TCO interrupt function.
- Bit 6 **TC1IEN:** TC1 timer interrupt control bit. 0 = Disable TC1 interrupt function. 1 = Enable TC1 interrupt function.
- Bit 7 **CMOIEN:** Comparator 0 interrupt control bit. 0 = Disable comparator 0 interrupt function. 1 = Enable comparator 0 interrupt function.



## 6.3 INTRQ INTERRUPT REQUEST REGISTER

INTRQ is the interrupt request flag register. The register includes all interrupt request indication flags. Each one of the interrupt requests occurs, the bit of the INTRQ register would be set "1". The INTRQ value needs to be clear by programming after detecting the flag. In the interrupt vector of program, users know the any interrupt requests occurring by the register and do the routine corresponding of the interrupt request.

0C8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTRQ	CM0IRQ	TC1IRQ	<b>TC0IRQ</b>	T0IRQ	SIOIRQ	T1IRQ	-	P00IRQ
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	-	R/W
After reset	0	0	0	0	0	0	-	0

- Bit 0 **P00IRQ:** External P0.0 interrupt (INT0) request flag. 0 = None INT0 interrupt request.
  - = None INIO interrupt reque
  - 1 = INT0 interrupt request.
- Bit 2 **T1IRQ:** T1 timer interrupt request flag. 0 = None T1 interrupt request. 1 = T1 interrupt request.
- Bit 3 **SIOIRQ:** SIO interrupt request flag. 0 = None SIO interrupt request. 1 = SIO interrupt request.
- Bit 4 **TOIRQ:** T0 timer interrupt request flag. 0 = None T0 interrupt request. 1 = T0 interrupt request.
- Bit 5 **TCOIRQ:** TC0 timer interrupt request flag. 0 = None TC0 interrupt request. 1 = TC0 interrupt request.
- Bit 6 **TC1IRQ:** TC1 timer interrupt request flag. 0 = None TC1 interrupt request. 1 = TC1 interrupt request.
- Bit 7 **CMOIRQ:** Comparator 0 interrupt request flag. 0 = None comparator 0 interrupt request. 1 = Comparator 0 interrupt request.



## 6.4 GIE GLOBAL INTERRUPT OPERATION

GIE is the global interrupt control bit. All interrupts start work after the GIE = 1 It is necessary for interrupt service request. One of the interrupt requests occurs, and the program counter (PC) points to the interrupt vector (ORG 8) and the stack add 1 level.

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	-	STKPB2	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	R/W	R/W	R/W
After reset	0	-	-	-	-	1	1	1

Bit 7 **GIE:** Global interrupt control bit.

0 = Disable global interrupt.

1 = Enable global interrupt.

#### Example: Set global interrupt control bit (GIE).

B0BSET

; Enable GIE

Note: The GIE bit must enable during all interrupt operation.

FGIE



#### **PUSH, POP ROUTINE** 6.5

ENDP

When any interrupt occurs, system will jump to ORG 8 and execute interrupt service routine. It is necessary to save ACC, PFLAG data. The chip includes "PUSH", "POP" for in/out interrupt service routine. The two instructions save and load ACC, PFLAG data into buffers and avoid main routine error after interrupt service routine finishing.

- Note: "PUSH", "POP" instructions save and load ACC/PFLAG without (NT0, NPD). PUSH/POP buffer is an unique buffer and only one level.
- Example: Store ACC and PAFLG data by PUSH, POP instructions when interrupt service routine  $\geq$ executed.

	ORG JMP	0 START	
	ORG JMP	8 INT_SERVICE	
START:	ORG	10H	
INT_SERVICE:	PUSH		; Save ACC and PFLAG to buffers.
	POP		; Load ACC and PFLAG from buffers.
	RETI		; Exit interrupt service vector



#### **EXTERNAL INTERRUPT OPERATION (INT0)** 6.6

INTO is external interrupt trigger source and builds in edge trigger configuration function. When the external edge trigger occurs, the external interrupt request flag will be set to "1" no matter the external interrupt control bit enabled or disable. When external interrupt control bit is enabled and external interrupt edge trigger is occurring, the program counter will jump to the interrupt vector (ORG 8) and execute interrupt service routine.

The external interrupt builds in wake-up latch function. That means when the system is triggered wake-up from power down mode, the wake-up source is external interrupt source (P0.0), and the trigger edge direction matches interrupt edge configuration, the trigger edge will be latched, and the system executes interrupt service routine fist after wake-up.

0BFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PEDGE	-	-	-	P00G1	P00G0	-	-	-
Read/Write	-	-	-	R/W	R/W	-	-	-
After reset	-	-	-	1	0	-	-	-

Bit[4:3] **P00G[1:0]:** INT0 edge trigger select bits.

- 00 = reserved,
- 01 = rising edge,
- 10 = falling edge,
- 11 = rising/falling bi-direction.

#### Example: Setup INT0 interrupt request and bi-direction edge trigger.

MOV B0MOV	A, #18H PEDGE, A	; Set INT0 interrupt trigger as bi-direction edge.
B0BSET	FP00IEN	; Enable INT0 interrupt service
B0BCLR	FP00IRQ	; Clear INT0 interrupt request flag
B0BSET	FGIE	; Enable GIE

#### Example: INT0 interrupt service routine.

	•	_	_
	ORG	8	; Interrupt vector
			,
	JMP	INT_SERVICE	
INT_SERVICE:			
			; Push routine to save ACC and PFLAG to buffers.
	B0BTS1	FP00IRQ	; Check P00IRQ
	JMP	EXIT_INT	; P00IRQ = 0, exit interrupt vector
	<b>B0BCLR</b>	FP00IRQ	: Reset P00IRQ
	B0BCLR	FP00IRQ	; Reset P00IRQ
	B0BCLR	FP00IRQ	; Reset P00IRQ ; INT0 interrupt service routine

EXIL INI:

RETI

- ; Pop routine to load ACC and PFLAG from buffers.
- ; Exit interrupt vector



## 6.7 TO INTERRUPT OPERATION

When the TOC counter occurs overflow, the TOIRQ will be set to "1" however the TOIEN is enable or disable. If the TOIEN = 1, the trigger event will make the TOIRQ to be "1" and the system enter interrupt vector. If the TOIEN = 0, the trigger event will make the TOIRQ to be "1" but the system will not enter interrupt vector. Users need to care for the operation under multi-interrupt situation.

#### > Example: T0 interrupt request setup.

B0BCLR	FT0IEN	; Disable T0 interrupt service
B0BCLR	FT0ENB	; Disable T0 timer
MOV	A, #20H	;
B0MOV	T0M, A	; Set T0 clock = Fcpu / 64
MOV	A, #74H	; Set T0C initial value = 74H
B0MOV	T0C, A	; Set T0 interval = 10 ms
B0BSET	FT0IEN	; Enable T0 interrupt service
B0BCLR	FT0IRQ	; Clear T0 interrupt request flag
B0BSET	FT0ENB	; Enable T0 timer
<b>B0BSET</b>	FGIE	; Enable GIE

#### Example: T0 interrupt service routine.

INT_SERVICE:	ORG JMP	8 INT_SERVICE	; Interrupt vector
			; Push routine to save ACC and PFLAG to buffers.
	B0BTS1 JMP	FT0IRQ EXIT_INT	; Check T0IRQ ; T0IRQ = 0, exit interrupt vector
	B0BCLR MOV B0MOV	FT0IRQ A, #74H T0C, A	; Reset T0IRQ ; Reset T0C.
	····		; T0 interrupt service routine
EXIT_INT:			; Pop routine to load ACC and PFLAG from buffers.
	RETI		; Exit interrupt vector



## 6.8 TC0 INTERRUPT OPERATION

When the TCOC counter overflows, the TCOIRQ will be set to "1" no matter the TCOIEN is enable or disable. If the TCOIEN and the trigger event TCOIRQ is set to be "1". As the result, the system will execute the interrupt vector. If the TCOIEN = 0, the trigger event TCOIRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the TCOIEN is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

#### > Example: TC0 interrupt request setup. Fcpu = 16MHz / 16.

B0BCLR	FTC0IEN	; Disable TC0 interrupt service
B0BCLR	FTC0ENB	; Disable TC0 timer
MOV	A, #20H	;
B0MOV	TC0M, A	; Set TC0 clock = Fcpu / 64
MOV	A, #64H	; Set TC0C initial value = 64H
B0MOV	TC0C, A	; Set TC0 interval = 10 ms
B0BSET	FTC0IEN	; Enable TC0 interrupt service
B0BCLR	FTC0IRQ	; Clear TC0 interrupt request flag
B0BSET	FTC0ENB	; Enable TC0 timer
BOBSET	FGIE	; Enable GIE

#### > Example: TC0 interrupt service routine.

INT_SERVICE:	ORG JMP	8 INT_SERVICE	; Interrupt vector
			; Push routine to save ACC and PFLAG to buffers.
	B0BTS1 JMP	FTC0IRQ EXIT_INT	; Check TC0IRQ ; TC0IRQ = 0, exit interrupt vector
	B0BCLR MOV	FTC0IRQ A, #64H	; Reset TC0IRQ
	BOMOV	TCOC, A	; Reset TC0C. ; TC0 interrupt service routine
EXIT_INT:			; Pop routine to load ACC and PFLAG from buffers.
	RETI		; Exit interrupt vector



## 6.9 TC1 INTERRUPT OPERATION

When the TC1C counter overflows, the TC1IRQ will be set to "1" no matter the TC1IEN is enable or disable. If the TC1IEN and the trigger event TC1IRQ is set to be "1". As the result, the system will execute the interrupt vector. If the TC1IEN = 0, the trigger event TC1IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the TC1IEN is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

#### Example: TC1 interrupt request setup. Fcpu = 16Mhz / 16.

B0BCLR	FTC1IEN	; Disable TC1 interrupt service
B0BCLR	FTC1ENB	; Disable TC1 timer
MOV	A, #20H	;
B0MOV	TC1M, A	; Set TC1 clock = Fcpu / 64
MOV	A, #64H	; Set TC1C initial value = 64H
B0MOV	TC1C, A	; Set TC1 interval = 10 ms
B0BSET	FTC1IEN	; Enable TC1 interrupt service
B0BCLR	FTC1IRQ	; Clear TC1 interrupt request flag
B0BSET	FTC1ENB	; Enable TC1 timer
BOBSET	FGIE	; Enable GIE

#### Example: TC1 interrupt service routine.

INT_SERVICE:	ORG JMP	8 INT_SERVICE	; Interrupt vector
			; Push routine to save ACC and PFLAG to buffers.
	B0BTS1 JMP	FTC1IRQ EXIT_INT	; Check TC1IRQ ; TC1IRQ = 0, exit interrupt vector
	B0BCLR MOV	FTC1IRQ A, #74H	; Reset TC1IRQ
	BOMOV	TC1C, A	; Reset TC1C. ; TC1 interrupt service routine
EXIT INT:			, for merupi service routine
			; Pop routine to load ACC and PFLAG from buffers.
	RETI		; Exit interrupt vector



## **6.10 T1 INTERRUPT OPERATION**

When the T1C (T1CH, T1CL) counter occurs overflow, the T1IRQ will be set to "1" however the T1IEN is enable or disable. If the T1IEN = 1, the trigger event will make the T1IRQ to be "1" and the system enter interrupt vector. If the T1IEN = 0, the trigger event will make the T1IRQ to be "1" but the system will not enter interrupt vector. Users need to care for the operation under multi-interrupt situation.

#### > Example: T1 interrupt request setup.

B0BCLR B0BCLR MOV B0MOV CLR CLR	FT1IEN FT1ENB A, #20H T1M, A T1CH T1CL	; Disable T1 interrupt service ; Disable T1 timer ; ; Set T1 clock = Fcpu / 32 and falling edge trigger.
B0BSET B0BCLR B0BSET	FT1IEN FT1IRQ FT1ENB	; Enable T1 interrupt service ; Clear T1 interrupt request flag ; Enable T1 timer
<b>B0BSET</b>	FGIE	; Enable GIE

#### Example: T1 interrupt service routine.

INT_SERVICE:	ORG JMP	8 INT_SERVICE	; Interrupt vector
	PUSH		; Push routine to save ACC and PFLAG to buffers.
	B0BTS1 JMP	FT1IRQ EXIT_INT	; Check T1IRQ ; T1IRQ = 0, exit interrupt vector
	B0BCLR B0MOV B0MOV B0MOV	FT1IRQ A, T1CH T1CHBUF, A A, T1CL	; Reset T1IRQ
	B0MOV CLR CLR	T1CLBUF, A T1CH T1CL	; Save pulse width.
	····		; T1 interrupt service routine
EXIT_INT:	POP		; Pop routine to load ACC and PFLAG from buffers.
	RETI		; Exit interrupt vector



## **6.11 SIO INTERRUPT OPERATION**

When the SIO converting successfully, the SIOIRQ will be set to "1" no matter the SIOIEN is enable or disable. If the SIOIEN and the trigger event SIOIRQ is set to be "1". As the result, the system will execute the interrupt vector. If the SIOIEN = 0, the trigger event SIOIRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the SIOIEN is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

#### > Example: SIO interrupt request setup.

<b>B0BSET</b>	FSIOIEN	; Enable SIO interrupt service
<b>B0BCLR</b>	FSIOIRQ	; Clear SIO interrupt request flag
<b>B0BSET</b>	FGIE	; Enable GIE

#### > Example: SIO interrupt service routine.

INT SERVICE:	ORG 8 JMP INT_SERVICE		; Interrupt vector		
INT_SERVICE.			; Push routine to save ACC and PFLAG to buffers.		
	B0BTS1 JMP	FSIOIRQ EXIT_INT	; Check SIOIRQ ; SIOIRQ = 0, exit interrupt vector		
	B0BCLR 	FSIOIRQ	; Reset SIOIRQ ; SIO interrupt service routine		
EXIT_INT:			; Pop routine to load ACC and PFLAG from buffers.		
	RETI		; Exit interrupt vector		



## 6.12 COMPARATOR INTERRUPT OPERATION (CMP0)

Sonix provides one comparator with interrupt function in the micro-controller. The comparator interrupt trigger edge direction depend on CM0G[1:0]. When the comparator output status transition occurs, the comparator interrupt request flag will be set to "1" no matter the comparator interrupt control bit status. The comparator interrupt flag doesn't active only when comparator control bit is disabled. When comparator interrupt control bit is enabled and comparator interrupt edge trigger is occurring, the program counter will jump to the interrupt vector (ORG 8) and execute interrupt service routine.

#### Example: Setup comparator 0 interrupt request.

BOBSETFCM0EN; Enable comparator 0.B0BSETFGIE; Enable GIE			,
--	--	--	---

#### Example: Comparator 0 interrupt service routine.

INT SERVICE:	ORG JMP	INT_SERVICE ; Push routine ; Check CM0 EXIT_INT ; CM0IRQ = 0 ; Reset CM0 ; Comparato ; Pop routine	; Interrupt vector
INT_SERVICE.			; Push routine to save ACC and PFLAG to buffers.
	B0BTS1 JMP		; Check CM0IRQ ; CM0IRQ = 0, exit interrupt vector
EXIT INT:	B0BCLR	FCM0IRQ	; Reset CM0IRQ ; Comparator 0 interrupt service routine
	 RETI		; Pop routine to load ACC and PFLAG from buffers. ; Exit interrupt vector



## 6.13 MULTI-INTERRUPT OPERATION

Under certain condition, the software designer uses more than one interrupt requests. Processing multi-interrupt request requires setting the priority of the interrupt requests. The IRQ flags of interrupts are controlled by the interrupt event. Nevertheless, the IRQ flag "1" doesn't mean the system will execute the interrupt vector. In addition, which means the IRQ flags can be set "1" by the events without enable the interrupt. Once the event occurs, the IRQ will be logic "1". The IRQ and its trigger event relationship is as the below table.

Interrupt Name	Trigger Event Description
P00IRQ	P0.0 trigger controlled by PEDGE
T0IRQ	T0C overflow
TC0IRQ	TC0C overflow
TC1IRQ	TC1C overflow
T1IRQ	T1C (T1CH, T1CL) overflow
SIOIRQ	SIO transmitter successfully.
CM0IRQ	Comparator 0 output level transition.

For multi-interrupt conditions, two things need to be taking care of. One is to set the priority for these interrupt requests. Two is using IEN and IRQ flags to decide which interrupt to be executed. Users have to check interrupt control bit and interrupt request flag in interrupt routine.

#### > Example: Check the interrupt request under multi-interrupt operation

INT_SERVICE:	ORG JMP	8 INT_SERVICE	; Interrupt vector
			; Push routine to save ACC and PFLAG to buffers.
INTP00CHK:	<b>B0BTS1</b> JMP B0BTS0 JMP	<b>FP00IEN</b> INTTOCHK FP00IRQ INTP00	; Check INT0 interrupt request ; Check P00IEN ; Jump check to next interrupt ; Check P00IRQ
INTT0CHK:	<b>B0BTS1</b> JMP B0BTS0 JMP	<b>FT0IEN</b> INTTC1CHK FT0IRQ INTT0	; Check T0 interrupt request ; Check T0IEN ; Jump check to next interrupt ; Check T0IRQ ; Jump to T0 interrupt service routine
INTTC1CHK:	<b>B0BTS1</b> JMP B0BTS0 JMP	<b>FTC1IEN</b> INTSIOHK FTC1IRQ INTTC1	<ul> <li>; Check TC1 interrupt request</li> <li>; Check TC1IEN</li> <li>; Jump check to next interrupt</li> <li>; Check TC1IRQ</li> <li>; Jump to TC1 interrupt service routine</li> </ul>
INTSIOHK:	B0BTS1 JMP B0BTS0 JMP	FSIOIEN  FSIOIRQ INTSIO	<ul> <li>Check SIO interrupt request</li> <li>Check SIOIEN</li> <li>Jump check to next interrupt</li> <li>Check SIOIRQ</li> <li>Jump to SIO interrupt service routine</li> </ul>
INT_EXIT:	  RETI		; Pop routine to load ACC and PFLAG from buffers. ; Exit interrupt vector



# 7 I/O PORT

## 7.1 OVERVIEW

The micro-controller builds in 16 pin I/O. Most of the I/O pins are mixed with analog pins and special function pins. The I/O shared pin list is as following.

I/O F	Pin	Shared Pin		Shared Pin Control Condition
Name	Туре	Name	Туре	
P0.0	I/O	INT0	DC	P00IEN=1
P5.6	1	RST	DC	Reset_Pin code option = Reset
P0.0	I	VPP	HV	OTP Programming
P1.0	I/O	CM0N0	AC	CM0EN=1, CM0REF=0, CMCHS[2:0] = 0
P1.0	1/0	CM0P	AC	CM0EN=1, CM0REF=1
P1.1	I/O	CM0N1	AC	CM0EN=1, CMCHS[2:0] = 1
P1.2	I/O	CM0N2	AC	CM0EN=1, CMCHS[2:0] = 2
P1.3	I/O	CM0N3	AC	CM0EN=1, CMCHS[2:0] = 3
P1.4	I/O	CM0N4	AC	CM0EN=1, CMCHS[2:0] = 4
P1.5	I/O	CM0N5	AC	CM0EN=1, CMCHS[2:0] = 5
P1.6	I/O	CM0N6	AC	CM0EN=1, CMCHS[2:0] = 6
P1.7	I/O	CM0N7	AC	CM0EN=1, CMCHS[2:0] = 7
P5.0	I/O	SCK	DC	SENB=1.
P5.1	I/O	SI	DC	SENB=1.
P5.2	I/O	SO	DC	SENB=1.
P5.3	I/O	PWM1	DC	TC1ENB=1, PWM1OUT=1
P5.4	I/O	PWM0	DC	TC0ENB=1, PWM0OUT=1

\* DC: Digital Characteristic. AC: Analog Characteristic. HV: High Voltage Characteristic.



## 7.2 I/O PORT MODE

The port direction is programmed by PnM register. All I/O ports can select input or output direction.

0B8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0M	-	-	-	-	-	-	-	P00M
Read/Write	-	-	-	-	-	-	-	R/W
After reset	-	-	-	-	-	-	-	0
0C1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1M	P17M	P16M	P15M	P14M	P13M	P12M	P11M	P10M
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

0C5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5M	-	-	P55M	P54M	P53M	P52M	P51M	P50M
Read/Write	-	-	R/W	R/W	R/W	R/W	R/W	R/W
After reset	-	-	0	0	0	0	0	0

Bit[7:0] **PnM[7:0]:** Pn mode control bits. (n =  $0 \sim 5$ ).

0 = Pn is input mode.

1 = Pn is output mode.

\* Note:

- 1. Users can program them by bit control instructions (B0BSET, B0BCLR).
- 2. P5.6 input only pin, and the P5M.6 keeps "1".

#### > Example: I/O mode selecting

CLR CLR CLR	P0M P1M P5M	; Set all ports to be input mode.
MOV B0MOV B0MOV B0MOV	A, #0FFH P0M, A P1M,A P5M, A	; Set all ports to be output mode.
<b>B0BCLR</b>	P1M.0	; Set P1.0 to be input mode.
<b>B0BSET</b>	P1M.0	; Set P1.0 to be output mode.



## 7.3 I/O PULL UP REGISTER

0E0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
POUR							Dit i	
PUUK	-	-	-	-	-	-	-	P00R
Read/Write	-	-	-	-	-	-	-	W
After reset	-	-	-	-	-	-	-	0
0E1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1UR	P17R	P16R	P15R	P14R	P13R	P12R	P11R	P10R
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0
0E5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5UR	-	-	P55R	P54R	P53R	P52R	P51R	P50R
Read/Write	-	-	W	W	W	W	W	W
After reset	-	-	0	0	0	0	0	0
After reset	-	-	0	0	0	0	0	0

Note: P5.6 is input only pin and without pull-up resister. The P5UR.6 keeps "1".

#### > Example: I/O Pull up Register

\*

MOV	A, #0FFH
<b>B0MOV</b>	P0UR, A
<b>B0MOV</b>	P1UR,A
B0MOV	P5UR, A

; Enable Port0, 1, 5 Pull-up register,

1



## 7.4 I/O PORT DATA REGISTER

0D0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	-	-	-	-	-	-	-	P00
Read/Write	-	-	-	-	-	-	-	R/W
After reset	-	-	-	-	-	-	-	0
0D1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1	P17	P16	P15	P14	P13	P12	P11	P10
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0
0D5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5	-	P56	P55	P54	P53	P52	P51	P50
Read/Write	-	R	R/W	R/W	R/W	R/W	R/W	R/W
After reset	-	0	0	0	0	0	0	0

\* Note: The P56 keeps "1" when external reset enable by code option.

#### > Example: Read data from input port.

B0MOV B0MOV	A, P0 A, P1	; Read data from Port 0 ; Read data from Port 1
<b>B0MOV</b>	A, P5	; Read data from Port 5
mple: Write data to	output port.	

## Example: Write data to output port. MOV A, #0FFH ; Write data FFH to all Port.

P0, A
P1, A
P5, A


#### > Example: Write one bit data to output port.

•	B0BSET B0BSET	P1.0 P5.3	; Set P1.0 and P5.3 to be "1".
	B0BCLR B0BCLR	P1.0 P5.3	; Set P1.0 and P5.3 to be "0".



## 7.5I/O OPEN-DRAIN REGISTER

P5.0~P5.4 built in open-drain function. These pins must be set as output mode when enable open-drain function. Open-drain external circuit is as following.



The pull-up resistor is necessary. Open-drain output high is driven by pull-up resistor. Output low is sunken by MCU's pin.

0E9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P10C	-	P54OC	P53OC	P52OC	P510C	P50OC	-	-
Read/Write	-	W	W	W	W	W	-	-
After reset	-	0	0	0	0	0	-	-

- Bit 2 **P50OC:** P5.0 open-drain control bit 0 = Disable open-drain mode
  - 0 = Disable open-drain mode1 = Enable open-drain mode
- Bit 3 **P51OC:** P5.1 open-drain control bit 0 = Disable open-drain mode
  - 1 = Enable open-drain mode
- Bit 4 **P52OC:** P5.2 open-drain control bit 0 = Disable open-drain mode
  - 1 = Enable open-drain mode
- Bit 5 **P53OC:** P5.3 open-drain control bit 0 = Disable open-drain mode
  - 1 = Enable open-drain mode
- Bit 6 **P54OC:** P5.4 open-drain control bit 0 = Disable open-drain mode 1 = Enable open-drain mode



#### > Example: Enable P5.0 to open-drain mode and output high.

BOBSET	P5.0	; Set P5.0 buffer high.
B0BSET MOV B0MOV	P50M A, #04H P1OC, A	; Enable P5.0 output mode. ; Enable P5.0 open-drain function.

#### **\*** Note: P1OC is write only register. Setting P10OC must be used "MOV" instructions.

#### > Example: Disable open-drain mode.

MOV	A, #0	; Disable open-drain function.
B0MOV	P1OC, A	

Note: After disable open-drain function, I/O mode returns to last I/O mode.



# 8 TIMERS

# 8.1 WATCHDOG TIMER

The watchdog timer (WDT) is a binary up counter designed for monitoring program execution. If the program goes into the unknown status by noise interference, WDT overflow signal raises and resets MCU. Watchdog clock controlled by code option and the clock source is internal low-speed oscillator.

Watchdog overflow time = 8192 / Internal Low-Speed oscillator (sec).

VDD	Internal Low RC Freq.	Watchdog Overflow Time
3V	16KHz	512ms
5V	32KHz	256ms

The watchdog timer has three operating options controlled "WatchDog" code option.

- **Disable:** Disable watchdog timer function.
- **Enable:** Enable watchdog timer function. Watchdog timer actives in normal mode and slow mode. In power down mode and green mode, the watchdog timer stops.
- Always\_On: Enable watchdog timer function. The watchdog timer actives and not stop in power down mode and green mode.

# In high noisy environment, the "Always\_On" option of watchdog operations is the strongly recommendation to make the system reset under error situations and re-start again.

Watchdog clear is controlled by WDTR register. Moving **0x5A** data into WDTR is to reset watchdog timer.

0CCH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WDTR	WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top of the main routine of the program.

Main:

MOV B0MOV	A, #5AH WDTR, A	; Clear the watchdog timer.
CALL CALL	SUB1 SUB2	
 JMP	MAIN	

> Example: Clear watchdog timer by "@RST\_WDT" macro of Sonix IDE.

Main:

@RST_WDT		; Clear the watchdog timer.
CALL CALL	SUB1 SUB2	
 JMP	MAIN	



Watchdog timer application note is as following.

- Before clearing watchdog timer, check I/O status and check RAM contents can improve system error.
- Don't clear watchdog timer in interrupt vector and interrupt service routine. That can improve main routine fail.
- Clearing watchdog timer program is only at one part of the program. This way is the best structure to enhance the watchdog timer function.
- Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top of the main routine of the program.

Main: ; Check I/O. ... : Check RAM JMP \$ ; I/O or RAM error. Program jump here and don't Err: ; clear watchdog. Wait watchdog timer overflow to reset IC. Correct: ; I/O and RAM are correct. Clear watchdog timer and ; execute program. MOV A, #5AH ; Clear the watchdog timer. **B0MOV** WDTR, A . . . CALL SUB1 SUB2 CALL . . . ... . . . JMP MAIN




# 8.2 TO 8-BIT BASIC TIMER

### 8.2.1 OVERVIEW


The T0 timer is an 8-bit binary up timer with basic timer function. The basic timer function supports flag indicator (T0IRQ bit) and interrupt operation (interrupt vector). The interval time is programmable through T0M, T0C registers. The T0 builds in green mode wake-up function. When T0 timer overflow occurs under green mode, the system will be waked-up to last operating mode.

- 8-bit programmable up counting timer: Generate time-out at specific time intervals based on the selected clock frequency.
- Interrupt function: T0 timer function supports interrupt function. When T0 timer occurs overflow, the T0IRQ actives and the system points program counter to interrupt vector to do interrupt sequence.
- Green mode function: T0 timer keeps running in green mode and wakes up system when T0 timer overflows.



## 8.2.2 T0 TIMER OPERATION

T0 timer is controlled by T0ENB bit. When T0ENB=0, T0 timer stops. When T0ENB=1, T0 timer starts to count. T0C increases "1" by timer clock source. When T0 overflow event occurs, T0IRQ flag is set as "1" to indicate overflow and cleared by program. The overflow condition is T0C count from full scale (0xFF) to zero scale (0x00). T0 doesn't build in double buffer, so load T0C by program when T0 timer overflows to fix the correct interval time. If T0 timer interrupt function is enabled (T0IEN=1), the system will execute interrupt procedure. The interrupt procedure is system program counter points to interrupt vector (ORG 8) and executes interrupt service routine after T0 overflow occurrence. Clear T0IRQ by program is necessary in interrupt procedure. T0 timer can works in normal mode, slow mode and green mode. In green mode, T0 keeps counting, set T0IRQ and wakes up system when T0 timer overflows.





T0 clock source is Fcpu (instruction cycle) through T0rate[2:0] pre-scaler to decide Fcpu/2~Fcpu/256. T0 length is 8-bit (256 steps), and the one count period is each cycle of input clock.

		T0 Interv	al Time	
T0rate[2:0]	T0 Clock	Fhosc=16MHz,		
	TO CIOCK	Fcpu=Fl		
		max. (ms)	Unit (us)	
000b	Fcpu/256	8.192	32	
001b	Fcpu/128	4.096	16	
010b	Fcpu/64	2.048	8	
011b	Fcpu/32	1.024	4	
100b	Fcpu/16	0.512	2	
101b	Fcpu/8	0.256	1	
110b	Fcpu/4	0.128	0.5	
111b	Fcpu/2	0.064	0.25	

## 8.2.3 TOM MODE REGISTER

T0M is T0 timer mode control register to configure T0 operating mode including T0 pre-scaler, clock source...These configurations must be setup completely before enabling T0 timer.

0D8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TOM	<b>T0ENB</b>	T0rate2	T0rate1	T0rate0	-	-	-	-
Read/Write	R/W	R/W	R/W	R/W	-	-	-	-
After reset	0	0	0	0	-	-	-	-

Bit [6:4] **TORATE[2:0]:** T0 timer clock source select bits. 000 = Fcpu/256, 001 = Fcpu/128, 010 = Fcpu/64, 011 = Fcpu/32, 100 = Fcpu/16, 101 = Fcpu/8, 110 = Fcpu/4,111 = Fcpu/2.

- Bit 7 **TOENB:** TO counter control bit.
  - 0 = Disable T0 timer.
  - 1 = Enable T0 timer.

## 8.2.4 TOC COUNTING REGISTER

ToC is T0 8-bit counter. When ToC overflow occurs, the T0IRQ flag is set as "1" and cleared by program. The ToC decides T0 interval time through below equation to calculate a correct value. It is necessary to write the correct value to ToC register, and then enable T0 timer to make sure the fist cycle correct. After one T0 overflow occurs, the ToC register is loaded a correct value by program.

0D9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T0C	T0C7	T0C6	T0C5	T0C4	T0C3	T0C2	T0C1	T0C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

The equation of TOC initial value is as following.

T0C initial value = 256 - (T0 interrupt interval time \* T0 clock rate)

Example: To calculation T0C to obtain 10ms T0 interval time. T0 clock source is Fcpu = 16MHz/16 = 1MHz. Select T0RATE=001 (Fcpu/128).

T0 interval time = 10ms. T0 clock rate = 16MHz/16/128

TOC initial value = 256 - (T0 interval time \* input clock)= 256 - (10ms \* 16MHz / 16 / 128)=  $256 - (10^{-2} * 16MHz / 16 / 128)$ = B2H



## 8.2.5 T0 TIMER OPERATION EXPLAME

• T0 TIMER CONFIGURATION:				
; Reset T0 time	r.			
	CLR	ТОМ	; Clear	
; Set T0 clock s	source and T0 rate	е.		
	MOV	A, #0 <b>nnn</b> 0 <b>0</b> 00b		
	B0MOV	T0M, A		
; Set T0C regist	ter for T0 Interval	time.		
	MOV	A, #value		
	B0MOV	T0C, A		
; Clear T0IRQ				
	B0BCLR	FT0IRQ		
-	B0MOV ter for T0 Interval MOV B0MOV	TOM, A time. A, #value TOC, A		

#### ; Enable T0 timer and interrupt function.

B0BSET	-	<b>FT0IEN</b>
B0BSET		FT0ENB

; Enable T0 interrupt function.

T0M register.

; Enable T0 timer.




# 8.3 TC0 8-BIT TIMER/COUNTER

## 8.3.1 OVERVIEW

The TC0 timer is an 8-bit binary up timer with basic timer, event counter and PWM functions. The basic timer function supports flag indicator (TC0IRQ bit) and interrupt operation (interrupt vector). The interval time is programmable through TC0M, TC0C, TC0R registers. The event counter is changing TC0 clock source from system clock (Fcpu/Fhosc) to external clock like signal (e.g. continuous pulse, R/C type oscillating signal...). TC0 becomes a counter to count external clock number to implement measure application. TC0 also builds in duty/cycle programmable PWM. The PWM cycle and resolution are controlled by TC0 timer clock rate, TC0R and TC0D registers, so the PWM with good flexibility to implement IR carry signal, motor control and brightness adjuster...The main purposes of the TC0 timer are as following.


- 8-bit programmable up counting timer: Generate time-out at specific time intervals based on the selected clock frequency.
- Interrupt function: TC0 timer function supports interrupt function. When TC0 timer occurs overflow, the TC0IRQ actives and the system points program counter to interrupt vector to do interrupt sequence.
- *Event Counter:* The event counter function counts the external clock counts.
- Duty/cycle programmable PWM: The PWM is duty/cycle programmable controlled by TC0R and TC0D registers.
- Green mode function: All TC0 functions (timer, PWM, event counter, auto-reload) keep running in green mode and no wake-up function.





## 8.3.2 TC0 TIMER OPERATION

TC0 timer is controlled by TC0ENB bit. When TC0ENB=0, TC0 timer stops. When TC0ENB=1, TC0 timer starts to count. Before enabling TC0 timer, setup TC0 timer's configurations to select timer function modes, e.g. basic timer, interrupt function...TC0C increases "1" by timer clock source. When TC0 overflow event occurs, TC0IRQ flag is set as "1" to indicate overflow and cleared by program. The overflow condition is TC0C count from full scale (0xFF) to zero scale (0x00). In difference function modes, TC0C value relates to operation. If TC0C value changing effects operation, the transition of operations would make timer function error. So TC0 builds in double buffer to avoid these situations happen. The double buffer concept is to flash TC0C during TC0 counting, to set the new value to TC0R (reload buffer), and the new value will be loaded from TC0R to TC0C after TC0 overflow occurrence automatically. In the next cycle, the TC0 timer runs under new conditions, and no any transitions occur. The auto-reload function is no any control interface and always actives as TC0 enables. If TC0 timer interrupt function is enabled (TC0IEN=1), the system will execute interrupt procedure. The interrupt procedure is system program counter points to interrupt vector (ORG 8) and executes interrupt service routine after TC0 overflow occurrence. Clear TC0IRQ by program is necessary in interrupt procedure. TC0 timer can works in normal mode, slow mode and green mode. But in green mode, TC0 keep counting, set TC0IRQ and outputs PWM, but can't wake-up system.



TC0 provides different clock sources to implement different applications and configurations. TC0 clock source includes Fcpu (instruction cycle), Fhosc (high speed oscillator) and external input pin (P0.0) controlled by TC0CKS[1:0] bits. TC0CKS0 bit selects the clock source is from Fcpu or Fhosc. If TC0CKS0=0, TC0 clock source is Fcpu through TC0rate[2:0] pre-scaler to decide Fcpu/1~Fcpu/128. If TC0CKS0=1, TC0 clock source is Fhosc without any divider. TC0CKS1 bit controls the clock source is external input pin or controlled by TC0CKS0 bit. If TC0CKS1=0, TC0 clock source is selected by TC0CKS0 bit. If TC0CKS1=1, TC0 clock source is external input pin that means to enable event counter function. TC0rate[2:0] pre-scaler is unless when TC0CKS0=1 or TC0CKS1=1 conditions. TC0 length is 8-bit (256 steps), and the one count period is each cycle of input clock.

TC0CKS0	TC0rate[2:0] TC0 Clock Fro		FCpu=Fnosc/2	
			max. (ms)	Unit (us)
0	000b	Fcpu/128	4.096	16
0	001b	Fcpu/64	2.048	8
0	010b	Fcpu/32	1.024	4
0	011b	Fcpu/16	0.512	2
0	100b	Fcpu/8	0.256	1
0	101b	Fcpu/4	0.128	0.5
0	110b	Fcpu/2	0.064	0.25
0	111b	Fcpu/1	0.032	0.125
1	useless	Fhosc	0.016	0.0625



## 8.3.3 TCOM MODE REGISTER

TC0M is TC0 timer mode control register to configure TC0 operating mode including TC0 pre-scaler, clock source, PWM function...These configurations must be setup completely before enabling TC0 timer.

0DAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0M	TC0ENB	TC0rate2	TC0rate1	TC0rate0	TC0CKS1	TC0CKS0	-	PWM0OUT
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	-	R/W
After reset	0	0	0	0	0	0	-	0

Bit 0 **PWM0OUT:** PWM output control bit.

0 = Disable PWM output function, and P5.4 is GPIO mode.

- 1 = Enable PWM output function, and P5.4 outputs PWM signal.
- TC0CKS0: TC0 clock source select bit.
  - 0 = Fcpu.

Bit 2

1 = Fhosc. TC0rate[2:0] bits are useless.

- Bit 3 **TCOCKS1:** TC0 clock source select bit. 0 = Internal clock (Fcpu and Fhosc controlled by TC0CKS0 bit). 1 = External input pin (P0.0/INT0) and enable event counter function. **TC0rate[2:0] bits are useless.**
- Bit [6:4] **TCORATE[2:0]:** TC0 timer clock source select bits. 000 = Fcpu/128, 001 = Fcpu/64, 010 = Fcpu/32, 011 = Fcpu/16, 100 = Fcpu/8, 101 = Fcpu/4, 110 = Fcpu/2, 111 = Fcpu/1.
- Bit 7 **TC0ENB:** TC0 counter control bit.
  - 0 = Disable TC0 timer.
  - 1 = Enable TC0 timer.

## 8.3.4 TC0C COUNTING REGISTER

TCOC is TCO 8-bit counter. When TCOC overflow occurs, the TCOIRQ flag is set as "1" and cleared by program. The TCOC decides TCO interval time through below equation to calculate a correct value. It is necessary to write the correct value to TCOC register and TCOR register first time, and then enable TCO timer to make sure the fist cycle correct. After one TCO overflow occurs, the TCOC register is loaded a correct value from TCOR register automatically, not program.

0DBH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0C	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1	TC0C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

The equation of TC0C initial value is as following.

TC0C initial value = 256 - (TC0 interrupt interval time \* TC0 clock rate)



## 8.3.5 TCOR AUTO-RELOAD REGISTER

TC0 timer builds in auto-reload function, and TC0R register stores reload data. When TC0C overflow occurs, TC0C register is loaded data from TC0R register automatically. Under TC0 timer counting status, to modify TC0 interval time is to modify TC0R register, not TC0C register. New TC0C data of TC0 interval time will be updated after TC0 timer overflow occurrence, TC0R loads new value to TC0C register. But at the first time to setup TC0M, TC0C and TC0R must be set the same value before enabling TC0 timer. TC0 is double buffer design. If new TC0R value is set by program, the new value is stored in 1<sup>st</sup> buffer. Until TC0 overflow occurs, the new value moves to real TC0R buffer. This way can avoid any transitional condition to effect the correctness of TC0 interval time and PWM output signal.

0CDH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0R	TC0R7	TC0R6	TC0R5	TC0R4	TC0R3	TC0R2	TC0R1	TC0R0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

The equation of TCOR initial value is as following.

#### TC0R initial value = 256 - (TC0 interrupt interval time \* TC0 clock rate)

Example: To calculation TC0C and TC0R value to obtain 10ms TC0 interval time. TC0 clock source is Fcpu = 16MHz/16 = 1MHz. Select TC0RATE=000 (Fcpu/128). TC0 interval time = 10ms. TC0 clock rate = 16MHz/16/128

TC0C/TC0R initial value = 256 - (TC0 interval time \* input clock)

= 256 - (10ms \* 16MHz / 16 / 128)

= 256 - (10-2 \* 16 \* 106 / 16 / 128)

= B2H

#### 8.3.6 TCOD PWM DUTY REGISTER

TC0D register's purpose is to decide PWM duty. In PWM mode, TC0R controls PWM's cycle, and TC0D controls the duty of PWM. The operation is base on timer counter value. When TC0C = TC0D, the PWM high duty finished and exchange to low level. It is easy to configure TC0D to choose the right PWM's duty for application.

0E8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0D	TC0D7	TC0D6	TC0D5	TC0D4	TC0D3	TC0D2	TC0D1	TC0D0
Read/Write	R/W							
After Reset	0	0	0	0	0	0	0	0

The equation of TC0D initial value is as following.

TC0D initial value = TC0R + (PWM high pulse width period / TC0 clock rate)

Example: To calculate TC0D value to obtain 1/3 duty PWM signal. The TC0 clock source is Fcpu = 16MHz/16= 1MHz. Select TC0RATE=000 (Fcpu/128).


TCOR = B2H. TC0 interval time = 10ms. So the PWM cycle is 100Hz. In 1/3 duty condition, the high pulse width is about 3.33ms.

TC0D initial value = B2H + (PWM high pulse width period / TC0 clock rate)= B2H + (3.33ms \* 16MHz / 16 / 128)= B2H + 1AH= CCH




## 8.3.7 TC0 EVENT COUNTER

TC0 event counter is set the TC0 clock source from external input pin (P0.0). When TC0CKS1=1, TC0 clock source is switch to external input pin (P0.0). TC0 event counter trigger direction is falling edge. When one falling edge occurs, TC0C will up one count. When TC0C counts from 0xFF to 0x00, TC0 triggers overflow event. The external event counter input pin's wake-up function of GPIO mode is disabled when TC0 event counter function enabled to avoid event counter signal trigger system wake-up and not keep in power saving mode. The external event counter input pin's external interrupt function is also disabled when TC0 event counter function enabled, and the P00IRQ bit keeps "0" status. The event counter usually is used to measure external continuous signal rate, e.g. continuous pulse, R/C type oscillating signal...These signal phase don't synchronize with MCU's main clock. Use TC0 event to measure it and calculate the signal rate in program for different applications.




### 8.3.8 PULSE WIDTH MODULATION (PWM)

The PWM is duty/cycle programmable design to offer various PWM signals. When TC0 timer enables and PWM0OUT bit sets as "1" (enable PWM output), the PWM output pin (P5.4) outputs PWM signal. One cycle of PWM signal is high pulse first, and then low pulse outputs. TC0R register controls the cycle of PWM, and TC0D decides the duty (high pulse width length) of PWM. TC0C initial value is TC0R reloaded when TC0 timer enables and TC0 timer overflows. When TC0C count is equal to TC0D, the PWM high pulse finishes and exchanges to low level. When TC0 overflows (TC0C counts from 0xFF to 0x00), one complete PWM cycle finishes. The PWM exchanges to high level for next cycle. The PWM is auto-reload design to load TC0C from TC0R automatically when TC0 overflows and the end of PWM's cycle, to keeps PWM continuity. If modify the PWM cycle by program as PWM outputting, the new cycle occurs at next cycle when TC0C loaded from TC0R.





The resolution of PWM is decided by TCOR. TCOR range is from 0x00~0xFF. If TCOR = 0x00, PWM's resolution is 1/256. If TCOR = 0x80, PWM's resolution is 1/128. TCOD controls the high pulse width of PWM for PWM's duty. When TCOC = TCOD, PWM output exchanges to low status. TCOD must be greater than TCOR, or the PWM signal keeps low status. When PWM outputs, TCOIRQ still actives as TCO overflows, and TCO interrupt function actives as TCOIEN = 1. But strongly recommend be careful to use PWM and TCO timer together, and make sure both functions work well. The PWM output pin is shared with GPIO and switch to output PWM signal as PWM0OUT=1 automatically. If PWM0OUT bit is cleared to disable PWM, the output pin exchanges to last GPIO mode automatically. It easily to implement carry signal on/off operation, not to control TC0ENB bit.



## 8.3.9 TC0 TIMER OPERATION EXPLAME

#### • TC0 TIMER CONFIGURATION:

; Reset TC0 tin	ner. CLR	ТСОМ	; Clear TC0M register.
; Set TC0 clocl	k source and TC0 MOV B0MOV	rate. A, #0nnn0n00b TC0M, A	
; Set TC0C and	d TC0R register fo MOV B0MOV B0MOV	or <b>TC0 Interval time.</b> A, # <b>value</b> TC0C, A TC0R, A	; TC0C must be equal to TC0R.
; Clear TC0IRC	BOBCLR	FTC0IRQ	
; Enable TC0 t	i <b>mer and interrup</b> B0BSET	t function. FTC0IEN	; Enable TC0 interrupt function.

**FTC0ENB** 

; Enable TC0 timer.

**B0BSET** 



• TC0 EVENT COUNTER	R CONFIGURATION:	
; Reset TC0 timer. CLR	ТСОМ	; Clear TC0M register.
; Enable TC0 event counter B0BSET	FTC0CKS1	; Set TC0 clock source from external input pin (P0.0).
; Set TC0C and TC0R regis MOV B0MOV B0MOV	ter for TC0 Interval time. A, #value TC0C, A TC0R, A	; TC0C must be equal to TC0R.
; <b>Clear TC0IRQ</b> B0BCLR	FTC0IRQ	
; Enable TC0 timer and inte B0BSET B0BSET	FTC0IEN FTC0ENB	; Enable TC0 interrupt function. ; Enable TC0 timer.
• TC0 PWM CONFIGUR	ATION:	
; <b>Reset TC0 timer.</b> CLR	ТСОМ	; Clear TC0M register.
; Set TC0 clock source and MOV B0MOV	TC0 rate. A, #0nnn0n00b TC0M, A	
; <b>Set TC0C and TC0R regis</b> MOV B0MOV B0MOV	ter for PWM cycle. A, #value1 TC0C, A TC0R, A	; TC0C must be equal to TC0R.
; <b>Set TC0D register for PWI</b> MOV B0MOV	M duty. A, #value2 TC0D, A	; TC0D must be greater than TC0R.
; Enable PWM and TC0 time B0BSET B0BSET	er. FTC0ENB FPWM0OUT	; Enable TC0 timer. ; Enable PWM.




# 8.4 TC1 8-BIT TIMER

## 8.4.1 OVERVIEW

The TC1 timer is an 8-bit binary up timer with basic timer and PWM functions. The basic timer function supports flag indicator (TC1IRQ bit) and interrupt operation (interrupt vector). The interval time is programmable through TC1M, TC1C, TC1R registers. TC1 builds in duty/cycle programmable PWM. The PWM cycle and resolution are controlled by TC1 timer clock rate, TC1R and TC1D registers, so the PWM with good flexibility to implement IR carry signal, motor control and brightness adjuster...The main purposes of the TC1 timer are as following.


- 8-bit programmable up counting timer: Generate time-out at specific time intervals based on the selected clock frequency.
- Interrupt function: TC1 timer function supports interrupt function. When TC1 timer occurs overflow, the TC1IRQ actives and the system points program counter to interrupt vector to do interrupt sequence.
- Duty/cycle programmable PWM: The PWM is duty/cycle programmable controlled by TC1R and TC1D registers.
- Green mode function: All TC1 functions (timer, PWM, auto-reload) keep running in green mode and no wake-up function.





## 8.4.2 TC1 TIMER OPERATION

TC1 timer is controlled by TC1ENB bit. When TC1ENB=0, TC1 timer stops. When TC1ENB=1, TC1 timer starts to count. Before enabling TC1 timer, setup TC1 timer's configurations to select timer function modes, e.g. basic timer, interrupt function...TC1C increases "1" by timer clock source. When TC1 overflow event occurs, TC1IRQ flag is set as "1" to indicate overflow and cleared by program. The overflow condition is TC1C count from full scale (0xFF) to zero scale (0x00). In difference function modes, TC1C value relates to operation. If TC1C value changing effects operation, the transition of operations would make timer function error. So TC1 builds in double buffer to avoid these situations happen. The double buffer concept is to flash TC1C during TC1 counting, to set the new value to TC1R (reload buffer), and the new value will be loaded from TC1R to TC1C after TC1 overflow occurrence automatically. In the next cycle, the TC1 timer runs under new conditions, and no any transitions occur. The auto-reload function is no any control interface and always actives as TC1 enables. If TC1 timer interrupt function is enabled (TC1IEN=1), the system will execute interrupt procedure. The interrupt procedure is system program counter points to interrupt vector (ORG 8) and executes interrupt service routine after TC1 overflow occurrence. Clear TC1IRQ by program is necessary in interrupt procedure. TC1 timer can works in normal mode, slow mode and green mode. But in green mode, TC1 keep counting, set TC1IRQ and outputs PWM, but can't wake-up system.



TC1 provides different clock sources to implement different applications and configurations. TC1 clock source includes Fcpu (instruction cycle) and Fhosc (high speed oscillator) controlled by TC1CKS0 bits. TC1CKS0 bit selects the clock source is from Fcpu or Fhosc. If TC1CKS0=0, TC1 clock source is Fcpu through TC1rate[2:0] pre-scaler to decide Fcpu/1~Fcpu/128. If TC1CKS0=1, TC1 clock source is Fhosc without any divider. TC1rate[2:0] pre-scaler is unless when TC1CKS0=1 condition. TC1 length is 8-bit (256 steps), and the one count period is each cycle of input clock.

TC1CKS0	TC1rate[2:0]	TC1 Clock	TC1 Interval Time Fhosc=16MHz, Fcpu=Fhosc/2		
			max. (ms)	Unit (us)	
0	000b	Fcpu/128	4.096	16	
0	001b	Fcpu/64	2.048	8	
0	010b	Fcpu/32	1.024	4	
0	011b	Fcpu/16	0.512	2	
0	100b	Fcpu/8	0.256	1	
0	101b	Fcpu/4	0.128	0.5	
0	110b	Fcpu/2	0.064	0.25	
0	111b	Fcpu/1	0.032	0.125	
1	useless	Fhosc	0.016	0.0625	



## 8.4.3 TC1M MODE REGISTER

TC1M is TC1 timer mode control register to configure TC1 operating mode including TC1 pre-scaler, clock source, PWM function...These configurations must be setup completely before enabling TC1 timer.

0DCH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1M	TC1ENB	TC1rate2	TC1rate1	TC1rate0	-	TC1CKS0	-	PWM10UT
Read/Write	R/W	R/W	R/W	R/W	-	R/W	-	R/W
After reset	0	0	0	0	-	0	-	0

Bit 0 **PWM1OUT:** PWM output control bit.

0 = Disable PWM output function, and P5.3 is GPIO mode.

1 = Enable PWM output function, and P5.3 outputs PWM signal.

- TC1CKS0: TC1 clock source select bit.
  - 0 = Fcpu.

Bit 2

1 = Fhosc. TC1rate[2:0] bits are useless.

- Bit 7 **TC1ENB:** TC1 counter control bit.
  - 0 = Disable TC1 timer.
  - 1 = Enable TC1 timer.

## 8.4.4 TC1C COUNTING REGISTER

TC1C is TC1 8-bit counter. When TC1C overflow occurs, the TC1IRQ flag is set as "1" and cleared by program. The TC1C decides TC1 interval time through below equation to calculate a correct value. It is necessary to write the correct value to TC1C register and TC1R register first time, and then enable TC1 timer to make sure the fist cycle correct. After one TC1 overflow occurs, the TC1C register is loaded a correct value from TC1R register automatically, not program.

0DDH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1C	TC1C7	TC1C6	TC1C5	TC1C4	TC1C3	TC1C2	TC1C1	TC1C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

The equation of TC1C initial value is as following.

TC1C initial value = 256 - (TC1 interrupt interval time \* TC1 clock rate)

Bit [6:4] **TC1RATE[2:0]:** TC1 timer clock source select bits. 000 = Fcpu/128, 001 = Fcpu/64, 010 = Fcpu/32, 011 = Fcpu/16, 100 = Fcpu/8, 101 = Fcpu/4, 110 = Fcpu/2, 111 = Fcpu/1.



## 8.4.5 TC1R AUTO-RELOAD REGISTER

TC1 timer builds in auto-reload function, and TC1R register stores reload data. When TC1C overflow occurs, TC1C register is loaded data from TC1R register automatically. Under TC1 timer counting status, to modify TC1 interval time is to modify TC1R register, not TC1C register. New TC1C data of TC1 interval time will be updated after TC1 timer overflow occurrence, TC1R loads new value to TC1C register. But at the first time to setup T0M, TC1C and TC1R must be set the same value before enabling TC1 timer. TC1 is double buffer design. If new TC1R value is set by program, the new value is stored in 1<sup>st</sup> buffer. Until TC1 overflow occurs, the new value moves to real TC1R buffer. This way can avoid any transitional condition to effect the correctness of TC1 interval time and PWM output signal.

0DEH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1R	TC1R7	TC1R6	TC1R5	TC1R4	TC1R3	TC1R2	TC1R1	TC1R0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

The equation of TC1R initial value is as following.

#### TC1R initial value = 256 - (TC1 interrupt interval time \* TC1 clock rate)

Example: To calculation TC1C and TC1R value to obtain 10ms TC1 interval time. TC1 clock source is Fcpu = 16MHz/16 = 1MHz. Select TC1RATE=000 (Fcpu/128). TC1 interval time = 10ms. TC1 clock rate = 16MHz/16/128

TC1C/TC1R initial value = 256 - (TC1 interval time \* input clock)

= 256 - (10ms \* 16MHz / 16 / 128)

= 256 - (10-2 \* 16 \* 106 / 16 / 128)

= B2H

#### 8.4.6 TC1D PWM DUTY REGISTER

TC1D register's purpose is to decide PWM duty. In PWM mode, TC1R controls PWM's cycle, and TC1D controls the duty of PWM. The operation is base on timer counter value. When TC1C = TC1D, the PWM high duty finished and exchange to low level. It is easy to configure TC1D to choose the right PWM's duty for application.

0EAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1D	TC1D7	TC1D6	TC1D5	TC1D4	TC1D3	TC1D2	TC1D1	TC1D0
Read/Write	R/W							
After Reset	0	0	0	0	0	0	0	0

The equation of TC1D initial value is as following.

TC1D initial value = TC1R + (PWM high pulse width period / TC1 clock rate)

Example: To calculate TC1D value to obtain 1/3 duty PWM signal. The TC1 clock source is Fcpu = 16MHz/16 = 1MHz. Select TC1RATE=000 (Fcpu/128).


TC1R = B2H. TC1 interval time = 10ms. So the PWM cycle is 100Hz. In 1/3 duty condition, the high pulse width is about 3.33ms.

TC1D initial value = B2H + (PWM high pulse width period / TC1 clock rate)= B2H + (3.33ms \* 16MHz / 16 / 128)= B2H + 1AH= CCH




## 8.4.7 PULSE WIDTH MODULATION (PWM)

The PWM is duty/cycle programmable design to offer various PWM signals. When TC1 timer enables and PWM1OUT bit sets as "1" (enable PWM output), the PWM output pin (P5.3) outputs PWM signal. One cycle of PWM signal is high pulse first, and then low pulse outputs. TC1R register controls the cycle of PWM, and TC1D decides the duty (high pulse width length) of PWM. TC1C initial value is TC1R reloaded when TC1 timer enables and TC1 timer overflows. When TC1C count is equal to TC1D, the PWM high pulse finishes and exchanges to low level. When TC1 overflows (TC1C counts from 0xFF to 0x00), one complete PWM cycle finishes. The PWM exchanges to high level for next cycle. The PWM is auto-reload design to load TC1C from TC1R automatically when TC1 overflows and the end of PWM's cycle, to keeps PWM continuity. If modify the PWM cycle by program as PWM outputting, the new cycle occurs at next cycle when TC1C loaded from TC1R.



The resolution of PWM is decided by TC1R. TC1R range is from 0x00~0xFF. If TC1R = 0x00, PWM's resolution is 1/256. If TC1R = 0x80, PWM's resolution is 1/128. TC1D controls the high pulse width of PWM for PWM's duty. When TC1C = TC1D, PWM output exchanges to low status. TC1D must be greater than TC1R, or the PWM signal keeps low status. When PWM outputs, TC1IRQ still actives as TC1 overflows, and TC1 interrupt function actives as TC1IEN = 1. But strongly recommend be careful to use PWM and TC1 timer together, and make sure both functions work well. The PWM output pin is shared with GPIO and switch to output PWM signal as PWM1OUT=1 automatically. If PWM1OUT bit is cleared to disable PWM, the output pin exchanges to last GPIO mode automatically. It easily to implement carry signal on/off operation, not to control TC1ENB bit.





## 8.4.8 TC1 TIMER OPERATION EXPLAME

• TC1 TIME		DN:	
; Reset TC1 tim			
	CLR	TC1M	; Clear TC1M register.
; Set TC1 clock	a <b>source and TC1</b> MOV B0MOV	<b>rate.</b> A, #0 <b>nnn</b> 0 <b>n</b> 00b TC1M, A	
; Set TC1C and	TC1R register for MOV B0MOV B0MOV	r TC1 Interval time. A, #value TC1C, A TC1R, A	; TC1C must be equal to TC1R.
; Clear TC1IRQ	B0BCLR	FTC1IRQ	
; Enable TC1 tii	mer and interrupt B0BSET B0BSET	function. FTC1IEN FTC1ENB	; Enable TC1 interrupt function. ; Enable TC1 timer.
• TC1 PWM	CONFIGURATIO	N:	
; Reset TC1 tim	er. CLR	TC1M	; Clear TC1M register.
; Set TC1 clock	a source and TC1 MOV B0MOV	<b>rate.</b> A, #0 <b>nnn</b> 0n00b TC1M, A	
; Set TC1C and	TC1R register for MOV B0MOV B0MOV	r <b>PWM cycle.</b> A, # <b>value1</b> TC1C, A TC1R, A	; TC1C must be equal to TC1R.
; Set TC1D regi	ster for PWM dut MOV B0MOV	<b>y.</b> A, # <b>value2</b> TC1D, A	; TC1D must be greater than TC1R.
; Enable PWM a	and TC1 timer. B0BSET B0BSET	FTC1ENB FPWM1OUT	; Enable TC1 timer. ; Enable PWM.




# 8.5 T1 16-BIT TIMER/COUNTER

## 8.5.1 OVERVIEW

The T1 timer is a 16-bit binary up timer with basic timer and capture timer functions. The basic timer function supports flag indicator (T1IRQ bit) and interrupt operation (interrupt vector). The interval time is programmable through T1M, T1CH/T1CL 16-bit counter registers. The capture timer and the extra 12-bit event counter supports high/low pulse width measurement, cycle measurement and continuous signal period measurement from P0.0 and comparator output oscillating like signal (e.g. continuous pulse, R/C type oscillating signal...). T1 becomes a timer meter to count external signal time parameters to implement measure application. The main purposes of the T1 timer are as following.


- I6-bit programmable up counting timer: Generate time-out at specific time intervals based on the selected clock frequency.
- Interrupt function: T1 timer function supports interrupt function. When T1 timer occurs overflow, the T1IRQ actives and the system points program counter to interrupt vector to do interrupt sequence.
- I6-bit capture timer: Measure the input signal pulse width and cycle depend on the T1 clock time base to decide the capture timer's resolution. The capture timer builds in programmable trigger edge selection to decide the start-stop trigger event.
- I2-bit event counter: The 12-bit event counter to detect event source for accumulative capture timer function. The event counter is up counting design. When the counter is overflow, the T1 stops counting and the T1 counter buffers records the period of continuous event counter.
- Green mode function: T1 timer keeps running in green mode and wakes up system when T1 timer overflows and issue T1IRQ=1.





## 8.5.2 T1 TIMER OPERATION

T1 timer is controlled by T1ENB bit. When T1ENB=0, T1 timer stops. When T1ENB=1, T1 timer starts to count. Before enabling T1 timer, setup T1 timer's configurations to select timer function modes, e.g. basic timer, interrupt function...T1 16-bit counter (T1CH, T1CL) increases "1" by timer clock source. When T1 overflow event occurs, T1IRQ flag is set as "1" to indicate overflow and cleared by program. The overflow condition is T1CH, T1CL count from full scale (0xFFFF) to zero scale (0x0000). T1 doesn't build in double buffer, so load T1CH, T1CL by program when T1 timer overflows to fix the correct interval time. If T1 timer interrupt function is enabled (T1IEN=1), the system will execute interrupt service routine after T1 overflow occurrence. Clear T1IRQ by program is necessary in interrupt procedure. T1 timer can works in normal mode, slow mode and green mode. In green mode, T1 keeps counting, set T1IRQ and wakes up system when T1 timer overflows.



T1 clock source is Fcpu (instruction cycle) through T1rate[2:0] pre-scaler to decide Fcpu/1~Fcpu/128. T1 length is 16-bit (65536 steps), and the one count period is each cycle of input clock.

		T1 Interv	al Time		
T1rate[2:0]	T1 Clock	Fhosc=16MHz, Fcpu=Fhosc/2			
Thate[2.0]	II CIUCK				
		max. (ms)	Unit (us)		
000b	Fcpu/128	1048.576	16		
001b	Fcpu/64	524.288	8		
010b	Fcpu/32	262.144	4		
011b	Fcpu/16	131.072	2		
100b	Fcpu/8	65.536	1		
101b	Fcpu/4	32.768	0.5		
110b	Fcpu/2	16.384	0.25		
111b	Fcpu/1	8.192	0.125		



## 8.5.3 T1M MODE REGISTER

T1M is T1 timer mode control register to configure T1 operating mode including T1 pre-scaler, clock source, capture parameters...These configurations must be setup completely before enabling T1 timer.

0A0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T1M	T1ENB	T1rate2	T1rate1	T1rate0	CPTCKS	CPTStart	CPTG1	CPTG0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

- Bit [1:0] **CPTG[1:0]:** T1 capture timer function control bit.
  - 00 = Disable capture timer function.
  - 01 = High pulse width measurement.
  - 10 = Low pulse width measurement
  - 11 = Cycle measurement.
- Bit 2 **CPTStart:** T1 capture timer operating control bit. 0 = Process end.
  - 1 = Start to count and processing.
- Bit 3 **CPTCKS:** T1 capture timer input source select bit. 0 = External input pin (P0.0/INT0) and enable capture timer function. 1 = Comparator output terminal and enable capture timer function.
- Bit [6:4] **T1RATE[2:0]:** T1 timer clock source select bits. 000 = Fcpu/128, 001 = Fcpu/64, 010 = Fcpu/32, 011 = Fcpu/16, 100 = Fcpu/8, 101 = Fcpu/4, 110 = Fcpu/2, 111 = Fcpu/1.
- Bit 7 **T1ENB:** T1 counter control bit.
  - 0 = Disable T1 timer.
  - 1 = Enable T1 timer.



## 8.5.4 T1CH, T1CL 16-bit COUNTING REGISTERS

T1 counter is 16-bit counter combined with T1CH and T1CL registers. When T1 timer overflow occurs, the T1IRQ flag is set as "1" and cleared by program. The T1CH, T1CL decide T1 interval time through below equation to calculate a correct value. It is necessary to write the correct value to T1CH and T1CL registers, and then enable T1 timer to make sure the fist cycle correct. After one T1 overflow occurs, the T1CH and T1CL registers are loaded correct values by program.

0A1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T1CL	T1CL7	T1CL6	T1CL5	T1CL4	T1CL3	T1CL2	T1CL1	T1CL0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0
0A2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T1CH	T1CH7	T1CH6	T1CH5	T1CH4	T1CH3	T1CH2	T1CH1	T1CH0
Read/Write	R/W							
After Reset	0	0	0	0	0	0	0	0

The T1 timer counter length is 16-bit and points to T1CH and T1CL registers. The timer counter is double buffer design. The core bus is 8-bit, so access 16-bit data needs a latch flag to avoid the transient status affect the 16-bit data mistake occurrence. Under write mode, the write T1CL is the latch control flag. Under read mode, the read T1CL is the latch control flag. So, write T1 16-bit counter is to write T1CH first, and then write T1CL. The 16-bit data is written to 16-bit counter buffer after executing writing T1CL. Read T1 16-bit counter is to read T1CL first, and then read T1CH. The 16-bit data is dumped to T1CH, T1CL after executing reading T1CL.

- > Read T1 counter buffer sequence is to read T1CL first, and then read T1CH.
- > Write T1 counter buffer sequence is to write T1CH first, and then write T1CL.

The equation of T1 16-bit counter (T1CH, T1CL) initial value is as following.

T1CH, T1CL initial value = 65536 - (T1 interrupt interval time \* T1 clock rate)

Example: To calculation T1CH and T1CL values to obtain 500ms T1 interval time. T1 clock source is Fcpu = 16MHz/16 = 1MHz. Select T1RATE=000 (Fcpu/128). T1 interval time = 500ms. T1 clock rate = 16MHz/16/128


> T1 16-bit counter initial value = 65536 - (T1 interval time input clock)=  $65536 - (500 \text{ ms} \times 16 \text{ MHz} / 16 / 128)$ =  $65536 - (500 \times 10^{-3} \times 16 \times 10^{6} / 16 / 128)$ = F0BDH (T1CH = F0H, T1CL = BDH)



## 8.5.5 T1 CPATURE TIMER


The 16-bit capture timer purpose is to measure input signal pulse width and cycle. The measurement is through T1 timer by trigger selection. The concept is using T1 to measure input signal like a meter. When trigger condition exists, the T1 timer starts and stops following signal condition. The capture timer is controlled by CPTG[1:0] bits. When CPTG[1:0] = 00, the capture timer is disabled. When CPTG[1:0] = 01/10/11, the capture timer is enabled, but the T1ENB must be enabled first. The capture timer can measure input high pulse width, input low pulse width and the cycle of input signal controlled by CPTG[1:0] = 11, measure the cycle of input signal. The CPTG[1:0] = 11, measure the cycle of input signal. The CPTG[1:0] only selects the capture timer function, not execute the capture timer. CPTStart bit is capture timer execution control bit. When CPTStart is set as "1", the capture timer waits the right trigger edge to active 16-bit counter. If the trigger edge finds, the T1 16-bit counter starts to count which clock source is T1. When the second right edge finds, the 16-counter stops, CPTStart is cleared and the T1IRQ actives. Before setting CPTStart bit, the T1 16-bit counter is cleared for capture timer initialization automatically.

#### • High Pulse Width Measurement (T1ENB = 1. CPTG[1:0] = 01.)



The high pulse width measurement is using rising edge to trigger T1 timer counting and falling edge to stop T1 timer. If set CPTStart bit at high pulse duration, the capture timer will measure next high pulse until the rising edge occurrence. When the falling edge occurs and T1 timer stops, the T1CH, T1CL 16-bit counter is the period of high pulse width.


#### • Low Pulse Width Measurement (T1ENB = 1. CPTG[1:0] = 10.)



The low pulse width measurement is using falling edge to start T1 timer counting and rising edge to stop T1 timer. If set CPTStart bit at low pulse duration, the capture timer will measure next low pulse until the falling edge occurrence. When the rising edge occurs and T1 timer stops, the T1CH, T1CL 16-bit counter is the period of low pulse width.




#### • Input Cycle Measurement (T1ENB = 1. CPTG[1:0] = 11.)



The cycle measurement is using rising edge to start and stop T1 timer. If set CPTStart bit at high or low pulse duration, the capture timer will measure next cycle until the rising edge occurrence. When the rising edge occurs and T1 timer stops, the T1CH, T1CL 16-bit counter is the period of low pulse width.

## 8.5.6 T1 12-BIT EVENT COUNTER

The 12-bit event counter is the extra function for continuous signal measurement through T1 capture timer function. The concept is input a number of input signal clock to 12-bit event counter which decide the number, and then set start bit to enable capture timer function. When the trigger edge is found, the T1 timer starts to count until the event counter overflows. The purpose is to measure the period of a continuous oscillating signal. Use 12-bit T1VC counter buffer (T1VCH, T1VCL) to setup the sampling number. Set CPTSatrt bit, the oscillating signal inputs into 12-bit event counter through event detector. The event counter trigger edge is the rising edge of input signal. The event counter function only supports T1 capture timer mode.



0A5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T1CKM	CPTVC	-	-	-	-	-	-	-
Read/Write	R/W	-	-	-	-	-	-	-
After Reset	0	-	-	-	-	-	-	-

Bit 7 **CPTVC:** T1 12-bit event counter control bit.

0 = Disable.

1 = Enable and the T1 capture timer must be enabled.



0A3H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T1VCL	T1VC7	T1VC6	T1VC5	T1VC4	T1VC3	T1VC2	T1VC1	T1VC0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After Reset	0	0	0	0	0	0	0	0
0A4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T1VCH	-	-	-	-	T1VC11	T1VC10	T1VC9	T1VC8

 Read/Write
 R/W
 R/W
 R/W

 After Reset
 0
 0
 0

 The T1 event counter length is 12-bit and points to T1VCH and T1VCL registers. To access 12-bit data needs a latch flag to avoid the transient status affect the 12-bit data mistake is occurrence. Under write mode, the write T1VCL is the latch control flag. Under read mode, the read T1VCL is the latch control flag. So, write T1 12-bit event counter is to

flag to avoid the transient status affect the 12-bit data mistake is occurrence. Under write mode, the write T1VCL is the latch control flag. Under read mode, the read T1VCL is the latch control flag. So, write T1 12-bit event counter is to write T1VCH first, and then write T1VCL. The 12-bit data is written to 12-bit counter buffer after executing writing T1VCL. Read T1 12-bit event counter is to read T1VCL first, and then read T1VCH. The 12-bit data is dumped to T1VCH, T1VCL after executing reading T1VCL.

- Read T1 12-bit event counter buffer sequence is to read T1VCL first, and then read T1VCH.
- Write T1 12-bit event counter buffer sequence is to write T1VCH first, and then write T1VCL.

The equation of T1 12-bit counter (T1VCH, T1VCL) initial value is as following.

#### T1VCH, T1VCL initial value = 4096 - (The number of sampled input signal)

> Example: To calculation T1VCH and T1VCL values to obtain 1000 clocks of input signal.

T1 12-bit event counter initial value = 4096 - 1000 = 3096 = C18H (**T1VCH = 0CH, T1VCL = 18H**)



## 8.5.7 T1 TIMER OPERATION EXPLAME

#### • T1 TIMER CONFIGURATION:

; Reset T1 time	er. CLR	T1M	; Clear T1M register.				
; Set T1 clock	rate. MOV B0MOV	A, #0 <b>nnn</b> 0000b T1M, A					
; Set T1CH, T1	CL registers for T MOV B0MOV MOV B0MOV	<b>1 Interval time.</b> A, # <b>value1</b> T1CH, A A, # <b>value2</b> T1CL, A	; Set high byte first. ; Set low byte.				
; Clear T1IRQ	B0BCLR	FT1IRQ					
; Enable T1 tin	ner and interrupt f B0BSET B0BSET	f <b>unction.</b> FT1IEN FT1ENB	; Enable T1 interrupt function. ; Enable T1 timer.				
• T1 CAPTURE TIMER FOR SINGLE CYCLE MEASUREMENT CONFIGURATION:							
; Reset T1 time	er. CLR	T1M	; Clear T1M register.				
; Set T1 clock	rate, select input MOV B0MOV	source, and select/er A, #0nnn00mmb T1M, A	able T1 capture timer. ; "nnn" is T1rate[2:0] for T1 clock rate selection. ; "mm" is CPTG[1:0] for T1 capture timer selection.				
			; CPTG[1:0] = 00b, disable T1 capture timer. ; CPTG[1:0] = 01b, high pulse width measurement. ; CPTG[1:0] = 10b, low pulse width measurement. ; CPTG[1:0] = 11b, cycle measurement.				
; Select T1 cap		FCPTCKS	; CPTG[1:0] = 01b, high pulse width measurement. ; CPTG[1:0] = 10b, low pulse width measurement.				
; <b>Select T1 cap</b> ; or	oture source.		; CPTG[1:0] = 01b, high pulse width measurement. ; CPTG[1:0] = 10b, low pulse width measurement. ; CPTG[1:0] = 11b, cycle measurement.				
	oture source. B0BCLR B0BSET	FCPTCKS	; CPTG[1:0] = 01b, high pulse width measurement. ; CPTG[1:0] = 10b, low pulse width measurement. ; CPTG[1:0] = 11b, cycle measurement. ; Capture source is P0.0.				
; or	oture source. B0BCLR B0BSET F1CL. CLR	FCPTCKS FCPTCKS T1CH	<ul> <li>; CPTG[1:0] = 01b, high pulse width measurement.</li> <li>; CPTG[1:0] = 10b, low pulse width measurement.</li> <li>; CPTG[1:0] = 11b, cycle measurement.</li> <li>; Capture source is P0.0.</li> <li>; Capture source is comparator output.</li> <li>; Clear high byte first.</li> </ul>				
; or ; Clear T1CH, <sup>-</sup> ; Clear T1IRQ	oture source. B0BCLR B0BSET F1CL. CLR CLR CLR	FCPTCKS FCPTCKS T1CH T1CL FT1IRQ	<ul> <li>; CPTG[1:0] = 01b, high pulse width measurement.</li> <li>; CPTG[1:0] = 10b, low pulse width measurement.</li> <li>; CPTG[1:0] = 11b, cycle measurement.</li> <li>; Capture source is P0.0.</li> <li>; Capture source is comparator output.</li> <li>; Clear high byte first.</li> </ul>				



; Reset T1 tim	or		
, Neset 11 tim	CLR	T1M	; Clear T1M register.
; Set T1 clock	rate and select/er	nable T1 event counte	er.
	MOV B0MOV	A, #0 <b>nnn</b> 00 <b>mm</b> b T1M, A	; "nnn" is T1rate[2:0] for T1 clock rate selection. ; "mm" is CPTG[1:0] for T1 capture timer selection. ; CPTG[1:0] = 00b, disable T1 capture timer. ; CPTG[1:0] = 01b/10b/11b, enable event counter trigger.
; Select T1 eve	ent counter sourc	e.	
	B0BCLR	FCPTCKS	; Event counter source is P0.0.
; or	B0BSET	FCPTCKS	; Event counter source is comparator output.
; Clear T1CH,	T1CL.		
	CLR	T1CH	; Clear high byte first.
	CLR	T1CL	; Clear low byte.
: Set T1VCH, 1	1VCL 12-bit even	t counter for the num	ber of event counter measurement.
	MOV	A, #value1	; Set high nibble first.
	BOMOV	T1VCH, A	· Oat law heta
	MOV B0MOV	A, # <b>value2</b> T1VCL, A	; Set low byte.
<b>—</b> · · – ·		·	
; Clear T1IRQ	<b>B0BCLR</b>	FT1IRQ	
	DUDULK	FIIIKQ	
; Enable T1 tin	ner, interrupt fund	ction and T1 event co	unter function.
	BOBSET	FT1IEN	; Enable T1 interrupt function.
	BOBSET	FT1ENB	; Enable T1 timer.
	BOBSET	FCPTVC	; Enable T1 event counter function.
; Set event co	unter start bit.		
	<b>B0BSET</b>	FCPTStart	

#### • T1 EVENT COUNTER FOR COUNTINIOUS SIGNAL MEASUREMENT CONFIGURATION:




# **9** 8-CHANNEL ANALOG COMPARAOTR

# 9.1 OVERVIEW

The analog comparator compares negative input voltage and positive input voltage, and then output the result to comparator output terminal. The comparator has multi-input selection for different applications. The comparator negative input terminal is up to 8-channel controlled by CMCH[2:0]. The comparator positive input terminal has four selections controlled by CMOS[1:0] bits. The comparator output terminal doesn't connect to external pin and connects to internal path. There is a programmable direction function to decide comparator trigger edge for indicator function. The comparator has flag indicator, interrupt function and green mode weak-up function for different application.


- 8-channel negative input selection.
- 1 external positive input pin.
- Programmable internal reference voltage connected to comparator's positive terminal.
- Programmable trigger direction.
- Interrupt function.
- Green mode wake-up function.





# 9.2 COMPARATOR OPERATION


The comparator operation is to compare the voltage between comparator positive input and negative input terminals. When the positive input voltage is greater than the negative input voltage, the comparator output is high status. When the positive input voltage is smaller than the negative input voltage, the comparator output is low status.



The comparator builds in interrupt function. The interrupt function trigger edge is selected by CM0G[1:0]. The trigger edge supports rising edge (CM0G[1:0]=01b), falling edge (CM0G[1:0]=10b) and bi-direction level change (CM0G[1:0]=11b). If the trigger edge condition is found, the CM0IRQ is set as "1". If the comparator interrupt function enables, the system will execute interrupt routine. The CM0IRQ must be cleared by program.

The comparator builds in green mode wake-up function. The comparator green mode wake-up trigger edge is bi-direction. The comparator's wake-up function only supports green mode, not power down mode. If the trigger edge condition (comparator output status exchanging) is found, the system will be wake-up from green mode. If the trigger edge direction is interrupt trigger condition, the CM0IRQ is set as "1". Of course the interrupt routine is executed if the interrupt function enabled. When the wake-up trigger edge direction is equal to interrupt trigger condition, the system will execute interrupt operation after green mode wake-up immediately.

The critical condition is comparator positive voltage equal to comparator negative voltage, and the voltage range is decided comparator offset parameter of input common mode. In the voltage range, the comparator output signal is unstable and keeps oscillating until the differential voltage exits the range. In the condition, the comparator flag (CM0IRQ) latches the first exchanging and issue the status, but the status is a transient, not a stable condition. So the comparator builds in a filter to de-bounce the transient condition. The comparator output signal is through a de-bounce circuit to filter comparator transient status. The de-bounce time is controlled by CMDB[1:0] bits that means the comparator minimum response time is zero, 1\*Fcpu, 2\*Fcpu or 3\*Fcpu. The de-bounce time depends on the signal slew rate and selected by program.






The comparator positive input terminal includes internal reference voltage source and external input pin (P1.0) controlled by CM0S[1:0] bits of CMP0M register. The internal reference voltage source supports three levels which are 1/4\*Vdd (CM0S[1:0] = 00), 1/2\*Vdd (CM0S[1:0] = 01) and 3/4\*Vdd (CM0S[1:0] = 10). When CM0S[1:0] = 11, the comparator positive input is from external input pin (P1.0). P1.0 is set input mode automatically. When CM0S[1:0] is other status, the comparator positive input is from internal reference voltage source and the P1.0 is GPIO function.

The comparator negative input terminal supports maximum 8-channel controlled by CMCH[2:0]. 000=P1.0. 001=P1.1. 010=P1.2. 011=P1.3. 100=P1.4. 101=P1.5. 110=P1.6. 111=P1.7. These channels selected is only when the comparator enables (CM0EN=1), the 8-channel analog switch works, or not workable. If one pin is selected to be comparator negative input pin, the pin is switched to input mode and connected to comparator negative input terminal. When the system selects to other pin or comparator disables, the original channel will returns to last GPIO mode automatically.

Note: P1.0 is channel 0 of comparator 8-channel negative input and also shared with comparator external positive input pin. When the P1.0 is selected to comparator external positive pin (CM0S[1:0]=11) and comparator negative input pin (CMCH[2:0]=000), the both of comparator positive and negative input terminals are from P1.0.

The comparator output terminal doesn't connect to external pin and connects to internal path. The CMOOUT flag is The CMOOUT shows the comparator result immediately, but the CMOIRQ only indicates the event of the comparator result. The comparator output terminal through de-bounce circuit generates the comparator trigger edge controlled by CMOG[1:0]. The even condition is controlled by register and includes rising edge (CMOOUT changes from low to high), falling edge (CMOOUT changes from high to low) and bi-direction (Any CMOOUT transition occurrence) controlled by CMOG[1:0] bits. The CMOIRQ = 1 condition makes the comparator interrupt service executed when CMOIEN (comparator interrupt control bit) set.





# 9.3 COMPARATOR CONTROL REGISTER

09CH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CMP0M	CM0EN	CM0OUT	-	CM0S1	CM0S0	CMCH2	CMCH1	CMCH0
Read/Write	R/W	R	-	R/W	R/W	R/W	R/W	R/W
After Reset	0	1	-	0	0	0	0	0

- Bit 7 **CM0EN:** Comparator 0 control bit.
  - 0 = Disable. P1[7:0] are GPIO mode.
  - 1 = Enable. Comparator negative input pins P1[7:0] are controlled by CMCH[2:0] bits, and positive input pin P1.0 is controlled when CM0S[1:0] = 11.
- Bit 6 **CMOOUT:** Comparator 0 output flag bit. **The comparator output status is "1" as comparator disabled.** 0 = CMOP voltage or comparator internal reference voltage is less than CMON voltage. 1 = CMOP voltage or comparator internal reference voltage is larger than CMON voltage.
- Bit [4:3] **CMOS[1:0]:** Comparator 0 positive input voltage control bit.
  - 00 =Internal 1/4\*Vdd and enable internal reference voltage generator.
  - 01 = Internal 1/2\*Vdd and enable internal reference voltage generator.
  - 10 =Internal  $3/4^*$ Vdd and enable internal reference voltage generator.
  - 11 = Comparator positive input voltage is from external input pin (P1.0). Switch P1.0 to input mode and disable internal reference voltage generator for power saving.
- Bit [2:0] **CMCH[2:0]:** Comparator 0 negative input pin control bit.
  - 000 = Comparator negative input pin is P1.0, and the CM0S[1:0] can't be "11".
  - 001 = Comparator negative input pin is P1.1.
  - 010 = Comparator negative input pin is P1.2.
  - 011 = Comparator negative input pin is P1.3.
  - 100 = Comparator negative input pin is P1.4.
  - 101 = Comparator negative input pin is P1.5.
  - 110 = Comparator negative input pin is P1.6.
  - 111 = Comparator negative input pin is P1.7.


09DH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CMP0M1	-	-	-	-	CMDB1	CMDB0	CM0G1	CM0G0
Read/Write	-	-	-	-	R/W	R/W	R/W	R/W
After Reset	-	-	-	-	0	0	0	0

- Bit [3:2] **CMDB[1:0]:** Comparator output denounce time select bit.
  - 00 = 1\*Fcpu.
  - 01 = 2\*Fcpu.
  - 10 = 3\*Fcpu.
  - 11 = No de-bounce.
- Bit [1:0] **CM0G[1:0]:** Comparator interrupt trigger direction control bit.
  - 00 = Reserved.
  - 01 = Rising edge trigger. CM0P (or comparator internal reference voltage)> CM0N .
  - 10 = Falling edge trigger. CM0P (or comparator internal reference voltage) < CM0N.
  - 11 = Both rising and falling edge trigger (Level change trigger).



# 9.4 COMPARATOR APPLICATION NOTICE

The comparator is to compares the positive voltage and negative voltage to output result. The positive and negative sources are analog signal. In hardware application circuit, the comparator input pins must be connected a 0.1uF comparator to reduce power noise and make the input signal more stable. The application circuit is as following.



Example: Use comparator 0 to measure the external analog signal. When the analog signal is smaller than 1/2\*Vdd, to execute interrupt service routine. In the case, use comparator internal 1/2\*Vdd reference voltage to be the comparator positive voltage

In the case, use comparator internal 1/2\*Vdd reference voltage to be the comparator positive voltage source. The interrupt trigger condition is comparator output from low to high rising edge.

#### ; The comparator 0 initialize.

. . .

,	MOV B0MOV	A, #00001000b CM0M, A	; CM0S[1:0]=01b, enable comparator internal 1/2*Vdd ; reference voltage to be comparator positive source. ; CMCH[2:0]=000b, select comparator negative input pin ; is CM0N0.
	MOV	A, #0000001b	; CM0G[1:0]=01b, set comparator interrupt request as
	BOMOV	CM0M1, A	; rising edge. ; CMDB[1:0]=00b, no de-bounce.
	B0BSET	FCM0IEN	; CM0IEN=1, enable comparator 0 interrupt function.
	B0BCLR	FCM0IRQ	; CM0IRQ=0, clear comparator 0 interrupt request flag.
	BOBSET	FCM0EN	; Enable comparator 0.
Main:			; Main loop.
	JMP	MAIN	

; Interrupt service routine. Jump from interrupt vector (ORG 8).

ISR:

	PUSH B0BTS1 JMP	FCM0IRQ ISR_EXIT	; Save ACC and PFLAG. ; Check comparator 0 interrupt request flag. ; No interrupt request, exit interrupt service routine.
	B0BCLR 	FCM0IRQ	; Clear comparator 0 interrupt request flag. ; Execute comparator 0 interrupt service routine.
	 JMP	ISR_EXIT	; End of comparator 0 interrupt service routine.
ISR_EXIT:	POP RETI		; Exit interrupt service routine. ; Reload ACC and PFLAG. ; Return to main loop.



# **10** SERIAL INPUT/OUTPUT TRANSCEIVER (SIO)

# **10.1 OVERVIEW**


The SIO (serial input/output) transceiver is a serial communicate interface for data exchanging from one MCU to one MCU or other hardware peripherals. It is a simple 8-bit interface without a major definition of protocol, packet or control bits. The SIO transceiver includes three pins, clock (SCK), data input (SI) and data output (SO) to send data between master and slaver terminals. The SIO interface builds in 8-mode which are the clock idle status, the clock phases and data fist bit direction. The 8-bit mode supports most of SIO/SPI communicate format.

The SIO features include the following:

- Full-duplex, 3-wire synchronous data transfer.
- Master (SCK is clock output) or Slave (SCK is clock input) operation.
- MSB/LSB first data transfer.
- The start phase of data sampling location selection is 1<sup>st</sup>-phase or 2<sup>nd</sup>-phase controlled register.
- SCK, SI, SO are programmable open-drain output pin for multiple salve devices application.
- Two programmable bit rates (Only in master mode).
- End-of-Transfer interrupt.

# **10.2 SIO OPERATION**

The SIOM register can control SIO operating function, such as: transmit/receive, clock rate, data transfer direction, SIO clock idle status and clock control phase and starting this circuit. This SIO circuit will transmit or receive 8-bit data automatically by setting SENB and START bits in SIOM register. The SIO data buffer is double buffer design. When the SIO operating, the SIOB register stores transfer data and one internal buffer stores receive data. When SIO operation is successfully, the internal buffer reloads into SIOB register automatically. The SIO 8-bit counter and SIOR register are designed to generate SIO's clock source with auto-reload function. The 3-bit I/O counter can monitor the operation of SIO and announce an interrupt request after transmitting/ receiving 8-bit data. After transferring 8-bit data, this circuit will be disabled automatically and re-transfer data by programming SIOM register. CPOL bit is designed to control SIO clock idle status. CPHA bit is designed to control the clock edge direction of data receive. CPOL and CPHA bits decide the SIO format. The SIO data transfer direction is controlled by MLSB bit to decide MSB first or LSB first.



SIO Interface Circuit Diagram



The SIO supports 8-mode format controlled by MLSB, CPOL and CPHA bits. The edge direction is "Data Transfer Edge". When setting rising edge, that means to receive and transmit one bit data at SCK rising edge, and data transition is at SCK falling edge. When setting falling edge, that means to receive and transmit one bit data at SCK falling edge, and data transition is at SCK rising edge.

"CPHA" is the clock phase bit controls the phase of the clock on which data is sampled. When CPHA=1, the SCK first edge is for data transition, and receive and transmit data is at SCK 2<sup>nd</sup> edge. When CPHA=0, the 1<sup>st</sup> bit is fixed already, and the SCK first edge is to receive and transmit data. The SIO data transfer timing as following figure:

M L S B	C P O L	C P H A	Diagrams	Description
0	0	1	bit7 \ bit6 \ bit5 \ bit4 \ bit3 \ bit2 \ bit1 \ bit0	SCK idle status = Low. The transfer first bit = MSB. SCK data transfer edge = Falling edge.
0	1	1	bit7 / bit6 / bit5 / bit4 / bit3 / bit2 / bit1 / bit0	SCK idle status = High. The transfer first bit = MSB. SCK data transfer edge = Rising edge.
0	0	0	bit7 X bit6 X bit5 X bit4 X bit3 X bit2 X bit1 X bit0 X Next data	SCK idle status = Low. The transfer first bit = MSB. SCK data transfer edge = Rising edge.
0	1	0	bit7 X bit6 X bit5 X bit4 X bit3 X bit2 X bit1 X bit0 X Next data	SCK idle status = High. The transfer first bit = MSB. SCK data transfer edge = Falling edge.
1	0	1	bit0 / bit1 / bit2 / bit3 / bit4 / bit5 / bit6 / Bit7	SCK idle status = Low. The transfer first bit = LSB. SCK data transfer edge = Falling edge.
1	1	1	Jointo	SCK idle status = High. The transfer first bit = LSB. SCK data transfer edge = Rising edge.
1	0	0	bit0 \log bit2 \log bit3 \log bit4 \log bit5 \log bit6 \log Bit7 \log Next data	SCK idle status = Low. The transfer first bit = LSB. SCK data transfer edge = Rising edge.
1	1	0	bit0 X bit1 X bit2 X bit3 X bit4 X bit5 X bit6 X Bit7 X Next data	SCK idle status = High. The transfer first bit = LSB. SCK data transfer edge = Falling edge.

SIO Data Transfer Timing



The SIO supports interrupt function. SIOIEN is SIO interrupt function control bit. SIOIEN=0, disable SIO interrupt function. SIOIEN=1, enable SIO interrupt function. When SIO interrupt function enable, the program counter points to interrupt vector (ORG 8) to do SIO interrupt service routine after SIO operating. SIOIRQ is SIO interrupt request flag, and also to be the SIO operating status indicator when SIOIEN = 0, but cleared by program. When SIO operation finished, the SIOIRQ would be set to "1", and the operation is the inverse status of SIO "START" control bit.

The SIOIRQ and SIO START bit indicating the end status of SIO operation is after one 8-bit data transferring. The duration from SIO transfer end to SIOIRQ/START active is about "1/2\*SIO clock", means the SIO end indicator doesn't active immediately.

Note: The first step of SIO operation is to setup the SIO pins' mode. Enable SENB, select CPOL and CPHA bits. These bits control SIO pins' mode.

## **10.3 SIOM MODE REGISTER**

0B4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SIOM	SENB	START	SRATE1	SRATE0	MLSB	SCKMD	CPOL	CPHA
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Bit 7 **SENB:** SIO function control bit.

0 = Disable SIO function. P5.0~P5.2 are GPIO.

1 = Enable SIO function. P5.0~P5.2 are SIO pins. **SIO pin structure can be push-pull structure and open-drain structure controlled by P1OC register.** 

- Bit 6 **START:** SIO progress control bit. 0 = End of transfer. 1 = SIO transmitting.
- Bit [5:4] SRATE1,0: SIO's transfer rate select bit. These 2-bits are workless when SCKMD=1. 00 = fcpu.
  - 01 = fcpu/32
  - 10 = fcpu/16
  - 11 = fcpu/8.
- Bit 3 **MLSB:** MSB/LSB transfer first. 0 = MSB transmit first. 1 = LSB transmit first.
- Bit 2 **SCKMD:** SIO's clock mode select bit. 0 = Internal. (Master mode) 1 = External. (Slave mode)
- Bit 1 **CPOL:** SCK idle status control bit. 0 = SCK idle status is low status. 1 = SCK idle status is high status.
- Bit 0 **CPHA:** The Clock Phase bit controls the phase of the clock on which data is sampled.
  - 0 = Data receive at the first clock phase.
  - 1 = Data receive at the second clock phase.



Because SIO function is shared with Port5 for P5.0 as SCK, P5.1 as SI and P5.2 as SO. The following table shows the Port5[2:0] I/O mode behavior and setting when SIO function enable and disable.

SENB=1 (SIO Function Enable)									
	(SCKMD=1) SIO source = External clock	P5.0 will change to Input mode automatically, no matter what P5M setting.							
P5.0/SCK	(SCKMD=0)	P5.0 will change to Output mode automatically, no matter what							
	SIO source = Internal clock	P5M setting.							
P5.1/SI	P5.1 must be set as Input mode	e in P5M ,or the SIO function will be abnormal							
P5.2/SO	SIO = Transmitter/Receiver	P5.2 will change to Output mode automatically, no matter what							
		P5M setting.							
SENB=0 (SIO Function Disable)									
P5.0/P5.1/P5.2 Port5[2:0] I/O mode are fully controlled by P5M when SIO function Disable									


\* Note:

- 1. If SCKMD=1 for external clock, the SIO is in SLAVE mode. If SCKMD=0 for internal clock, the SIO is in MASTER mode.
- 2. Don't set SENB and START bits in the same time. That makes the SIO function error.
- 3. SIO pin can be push-pull structure and open-drain structure controlled by P1OC register.

### **10.4 SIOB DATA BUFFER**

0B6H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SIOB	SIOB7	SIOB6	SIOB5	SIOB4	SIOB3	SIOB2	SIOB1	SIOB0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

SIOB is the SIO data buffer register. It stores serial I/O transmit and receive data. The system is single-buffered in the transmit direction and double-buffered in the receive direction. This means that bytes to be transmitted cannot be written to the SIOB Data Register before the entire shift cycle is completed. When receiving data, however, a received byte must be read from the SIOB Data Register before the next byte has been completely shifted in. Otherwise, the first byte is lost. Following figure shows a typical SIO transfer between two micro-controllers. Master MCU sends SCK for initial the data transfer. Both master and slave MCU must work in the same clock edge direction, and then both controllers would send and receive data at the same time.



SIO Data Transfer Diagram



### **10.5 SIOR REGISTER DESCRIPTION**

0B5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SIOR	SIOR7	SIOR6	SIOR5	SIOR4	SIOR3	SIOR2	SIOR1	SIOR0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

The SIOR is designed for the SIO counter to reload the counted value when end of counting. It is like a post-scaler of SIO clock source and let SIO has more flexible to setting SCK range. Users can set the SIOR value to setup SIO transfer time. To setup SIOR value equation to desire transfer time is as following.

SCK frequency = (SIO rate / (256 - SIOR))/2

SIOR = 256 - ( 1 / ( 2 \* SCK frequency ) \* SIO rate )

> Example: Setup the SIO clock to be 5KHz. Fhosc = 16MHz. SIO's rate = Fcpu = Fhosc/16.

SIOR = 256 - (1/(2\*5KHz) \* 16MHz/16) = 256 - (0.0001\*100000) = 256 - 100 = 156



# **11** INSTRUCTION TABLE

Field	Mnemonic		Description	С	DC	Ζ	Cycle
	MOV	A,M	$A \leftarrow M$	-	-		1
М	MOV	M,A	$M \leftarrow A$	-	-	-	1
0	B0MOV	A,M	$A \leftarrow M$ (bank 0)	-	-		1
V	B0MOV	M,A	M (bank 0) $\leftarrow A$	-	-	-	1
Е	MOV	A,I	A ← I	-	-	-	1
	BOMOV M,I M $\leftarrow$ I, "M" only supports 0x80~0x87 registers (e.g. PFLAG,R,Y,Z)						1
	XCH	A,M	$A \leftarrow \rightarrow M$	-	-	-	1+N
	B0XCH A,M A $\leftarrow \rightarrow M$ (bank 0)						1+N
	MOVC		$R, A \leftarrow ROM[Y,Z]$	-	-	-	2
	ADC	A,M	$A \leftarrow A + M + C$ , if occur carry, then C=1, else C=0				1
А	ADC	M,A	$M \leftarrow A + M + C$ , if occur carry, then C=1, else C=0				1+N
R	ADD	A,M	$A \leftarrow A + M$ , if occur carry, then C=1, else C=0				1
1	ADD	M,A	$M \leftarrow A + M$ , if occur carry, then C=1, else C=0				1+N
т	B0ADD	M,A	M (bank 0) $\leftarrow$ M (bank 0) + A, if occur carry, then C=1, else C=0				1+N
н	ADD	A,I	$A \leftarrow A + I$ , if occur carry, then C=1, else C=0				1
М	SBC	A,M	$A \leftarrow A - M - /C$ , if occur borrow, then C=0, else C=1				1
Е	SBC	M,A	$M \leftarrow A - M - /C$ , if occur borrow, then C=0, else C=1	V	V		1+N
Т	SUB	A,M	$A \leftarrow A - M$ , if occur borrow, then C=0, else C=1				1
1	SUB	M,A	$M \leftarrow A - M$ , if occur borrow, then C=0, else C=1				1+N
С	SUB	A,I	$A \leftarrow A - I$ , if occur borrow, then C=0, else C=1				1
	AND	A,M	$A \leftarrow A$ and M	-	-		1
L	AND	M,A	$M \leftarrow A \text{ and } M$	-	-	V	1+N
ō	AND	A,I	$A \leftarrow A \text{ and } I$	-	-	V	1
G	OR	A,M	$A \leftarrow A \text{ or } M$	-	-	V	1
Ŭ	OR	M,A	$M \leftarrow A \text{ or } M$	-	-	V	1+N
ċ	OR	A,I	$A \leftarrow A \text{ or } I$	-	-	V	1
Ũ	XOR	A,M	$A \leftarrow A \text{ xor } M$	-	-	V	1
	XOR	M,A	$M \leftarrow A \text{ xor } M$	-	-	V	1+N
	XOR	A,I	$A \leftarrow A \text{ xor } I$	-	-	V	1
	SWAP	M	A (b3~b0, b7~b4) ←M(b7~b4, b3~b0)	-	-	_	1
Р	SWAPM	M	$M(b3~b0, b7~b4) \leftarrow M(b7~b4, b3~b0)$ $M(b3~b0, b7~b4) \leftarrow M(b7~b4, b3~b0)$	-	-	-	1+N
R	RRC	M	$A \leftarrow RRC M$		-	-	1
Ö	RRCM	M	$M \leftarrow RRC M$	N	-	-	1+N
c	RLC	M	$A \leftarrow RLC M$	V	-	-	1
E	RLCM	M	$M \leftarrow RLC M$	N	-	-	1+N
S	CLR	M	$M \leftarrow 0$	-	-	-	1
S	BCLR	M.b	$M.b \leftarrow 0$	-	-	-	1+N
Ũ	BSET	M.b	$M.b \leftarrow 1$	-	-	-	1+N
	BOBCLR	M.b	$M(bank 0).b \leftarrow 0$	-	-	-	1+N
	BOBSET	M.b	$M(bank 0).b \leftarrow 1$	-	-	-	1+N
	CMPRS	A,I	$ZF, C \leftarrow A - I$ , If A = I, then skip next instruction		_		1 + S
В	CMPRS	A,M	$ZF, C \leftarrow A - M$ , If A = M, then skip next instruction	v √		v √	1+S
R	INCS	M	$A \leftarrow M + 1$ , If $A = 0$ , then skip next instruction	v		- -	1+S
A	INCMS	M				_	1+N+S
N	DECS	M	$M \leftarrow M + 1$ , If $M = 0$ , then skip next instruction $A \leftarrow M - 1$ , If $A = 0$ , then skip next instruction	-	-	-	1+ S
C	DECMS	M	$M \leftarrow M - 1$ , If $M = 0$ , then skip next instruction	-	-	-	1+N+S
н	BTS0	M.b	If $M.b = 0$ , then skip next instruction	-	-	-	1+S
	BTS0 BTS1	M.b	If $M.b = 1$ , then skip next instruction		-	-	1+S
	BOBTSO	M.b	If $M(bark 0)$ , b = 0, then skip next instruction	-	-	-	1+S
	B0BTS0 B0BTS1	M.b	If $M(bank 0)$ .b = 1, then skip next instruction	-	-	_	1+S
	JMP	d	PC15/14 $\leftarrow$ RomPages1/0, PC13~PC0 $\leftarrow$ d	-	-	-	2
	CALL	d	Stack $\leftarrow$ PC15~PC0, PC15/14 $\leftarrow$ RomPages1/0, PC13~PC0 $\leftarrow$ d	-	-	-	2
М	RET	4	$PC \leftarrow Stack$	-	_	-	2
					<u> </u>	-	
S I	RETI PUSH		$PC \leftarrow$ Stack, and to enable global interrupt To push ACC and PFLAG (except NT0, NPD bit) into buffers.	-	-	-	2
C	POP		To pop ACC and PFLAG (except NT0, NPD bit) into bullers.	-√	- √	- √	1
Ŭ	NOP		No operation	- -	- N	- -	1
Nata	NUP		No operation	-	-	-	1

Note: 1. "M" is system register or RAM. If "M" is system registers then "N" = 0, otherwise "N" = 1. 2. If branch condition is true then "S = 1", otherwise "S = 0".



## **12** ELECTRICAL CHARACTERISTIC

### **12.1 ABSOLUTE MAXIMUM RATING**

Supply voltage (Vdd)	0.3V ~ 6.0V
Input in voltage (Vin)	Vss – 0.2V ~ Vdd + 0.2V
Operating ambient temperature (Topr)	
SN8P2522P, SN8P2522S, SN8P2522X, SN8P2521P, SN8P2521S	20°C ~ + 85°C
SN8P2522PD, SN8P2522SD, SN8P2522XD, SN8P2521PD, SN8P2521SD	–40°C ~ + 85°C
Storage ambient temperature (Tstor)	–40°C ~ + 125°C

### **12.2 ELECTRICAL CHARACTERISTIC**

(All of voltages refer to Vss, Vdd = 5.0V, fosc = 16MHz,fcpu=1MHZ,ambient temperature is 25°C unless otherwise note.)

PARAMETER	SYM.	DI	ESCRIPTION	MIN.	TYP.	MAX.	UNIT
Operating voltage	Vdd	Normal mode, Vpp =	: Vdd, 25 <i>°C, Fcpu</i> = 1 <i>MHz</i> .	2.2	-	5.5	V
Operating voltage	vaa	Normal mode, Vpp =	2.4	-	5.5	V	
RAM Data Retention voltage	Vdr	· · · ·		1.5	-	-	V
*Vdd rise rate	Vpor	Vdd rise rate to ensu	ire internal power-on reset	0.05	-	-	V/ms
	ViL1	All input ports		Vss	-	0.3Vdd	V
Input Low Voltage	ViL2	Reset pin		Vss	-	0.2Vdd	V
Input High Voltage	ViH1	All input ports		0.7Vdd	-	Vdd	V
input riigh voltage	ViH2	Reset pin		0.9Vdd	-	Vdd	V
Reset pin leakage current	llekg	Vin = Vdd		-	-	2	uA
I/O port input leakage current	llekg	Pull-up resistor disat		-	-	2	uA
I/O port pull-up resistor	Rup	Vin = Vss, $Vdd = 3V$		100	200	300	KΩ
		Vin = Vss, $Vdd = 5V$		50	100	150	
I/O output source current	IoH	Vop = Vdd - 0.5V		8	-	-	mA
sink current	loL1 loL2	Vop = Vss + 0.5V Vop = Vss + 1.5V, P	E 2 DE 4 only	8 150	- 200	- 250	mA mA
						250	
*INTn trigger pulse width	Tint0	INT0 interrupt reque		2/fcpu	-	-	cycle
			Vdd= 3V, Fcpu = 16MHz/2	-	5	-	mA
		Run Mode (No loading, IHRC) Slow Mode	Vdd= 5V, Fcpu = 16MHz/2	-	7	-	mA
	ldd1		Vdd= 3V, Fcpu = 16MHz/4	-	2	-	mA
			Vdd= 5V, Fcpu = 16MHz/4	-	4	-	mA
			Vdd= 3V, Fcpu = 16MHz/16	-	1.5	-	mA
Supply Current			Vdd= 5V, Fcpu = 16MHz/16	-	3	-	mA
Supply Current (Disable Comparator)	ldd2	(Internal low RC,	Vdd= 3V, ILRC=16KHz	-	3.5	-	uA
		Stop high clock)	Vdd= 5V, ILRC=32KHz	-	10	-	uA
	ldd3	Sleep Mode	Vdd= 5V/3V	-	1	2	uA
		Green Mode	Vdd= 3V, IHRC=16MHz	-	0.35	-	mA
		(No loading,	Vdd= 5V, IHRC=16MHz	-	0.55	-	mA
	ldd4	Watchdog Disable)	Vdd= 3V, ILRC=16KHz	-	2	-	uA
			Vdd= 5V, ILRC=32KHz	-	5.5	-	uA
Internal Lligh Oppillator Frag	Fihrc	Internal High RC	<i>25℃,</i> Vdd=2.2V~ 5.5V Fcpu=Fhosc/2~Fhosc/16	15.68	16	16.32	MHz
Internal High Oscillator Freq.	FINIC	(IHRC)	-40°C~85°C,Vdd=2.4V~ 5.5V Fcpu=Fhosc/2~Fhosc/16	15.2	16	16.8	MHz
	1/1/0	Low voltage reset le		1.9	2.0	2.1	V
	Vdet0	Low voltage reset le		1.8	2.0	2.3	V
**		Low voltage reset/in		2.3	2.4	2.5	V
*LVD Voltage	Vdet1		dicator level40°C~85°C	2.2	2.4	2.7	V
		Low voltage reset/in		3.5	3.6	3.7	V
	Vdet2		dicator level40°C~85°C	3.3	3.6	3.9	V
Comparator Quiescent Current	Icmq	lout=0	0		-	1	uA
· · ·		Internal reference di	sables. Vdd = 3V	-	30	-	uA
Comparator Operating Current	loman	Internal reference di	-	40	-	uA	
Comparator Operating Current	Icmop	Internal reference er	ables. Vdd = 3V	-	50	-	uA
		Internal reference enables. Vdd = 5V		-	65	-	uA
Comparator Input Offset Voltage	Vcmof	Vcm=Vss	-10	-	+10	mV	
Common Mode Input Voltage Range	Vcm	Vdd=5.0V	Vss-0.3	-	Vdd+0.3	V	


\*These parameters are for design reference, not tested.





### **12.3 CHARACTERISTIC GRAPHS**

The Graphs in this section are for design guidance, not tested or guaranteed. In some graphs, the data presented are outside specified operating range. This is for information only and devices are guaranteed to operate properly only within the specified range.





## **13 DEVELOPMENT TOOL**

SONIX provides ICE (in circuit emulation), IDE (Integrated Development Environment) and EV-kit for SN8P2522 development. ICE and EV-kit are external hardware devices, and IDE is a friendly user interface for firmware development and emulation. These development tools' version is as following.


- ICE: SN8ICE2K Plus II. (Please install 16MHz crystal in ICE to implement IHRC emulation.).
- ICE emulation speed maximum: 8 MIPS @ 5V (e.g. 16Mhz crystal, Fcpu = Fosc/2).
- EV-KIT: SN8P2522 EV Kit REV: V4.1 or SN8P2522 EV Kit REV: V5.0
- IDE: SONiX IDE M2IDE\_V129 or greater.
- Writer: MPIII writer.
- Writer transition board: SN8P2522

### 13.1 SN8P2522 EV-KIT


SN8P2522 EV- KIT includes ICE interface, GPIO interface and EV-chip module.

EV-chip module: Emulate 8 channel comparator function.

SN8P2522 EV- KIT REV: V4.1 PCB Outline:



SN8P2522 EV- KIT REV: V5.0 PCB Outline:



- CON1, CON2: ICE interface connected to SN8ICE2K Plus.
- JP6: GPIO connector.
- U2: SN8P2522 EV-chip for comparator emulation.
- U1: SN8P2522 DIP/SOP form connector for connecting to user's target board.
- U5: SN8P2522 SSOP form connector for connecting to user's target board.
- S1: LVD24 and LVD36 emulating switch.
- CON5 (CA0~CA7): 8 channel comparator connectors.
- C0~C7: 8 channel comparator capacitors.



### **13.2 ICE and EV-KIT APPLICATION NOTIC**

- 1. SN8P2522 EV- KIT includes comparator emulation module.
- 2. The SN8P2522 EV-chip programmed emulating code to emulate comparator function.
- 3. For comparator emulation, input comparator signals are from CA0~CA7 pins.
- 4. For the GPIO function emulation is from connector JP6.
- 5. SN8P2522 EV- KIT power switch selection table as follows:


	JP1	JP12	JP10
ICE Power	SHORT	OPEN	OPEN
External Power	OPEN	OPEN	SHORT
USB Power	OPEN	SHORT	OPEN

6. The different of version 4.1 and version 5.0 is JP12 jumper. If JP12 **SHORT**, the EV-Kit can supply from USB power source. But in this time JP1 and JP10 jumpers must be **OPEN**.



# **14** otp programming pin

### **14.1 WRITER TRANSITION BOARD SOCKET PIN ASSIGNMENT**



#### JP3 (Mapping to 48-pin text tool)

(intapp	ing to	- u-pii	
DIP 1	1	48	DIP48
DIP 2	2	47	DIP47
DIP 3	3	46	DIP46
DIP 4	4	45	DIP45
DIP 5	5	44	DIP44
DIP 6	6	43	DIP43
DIP 7	7	42	DIP42
DIP 8	8	41	DIP41
DIP 9	9	40	DIP40
DIP10	10	39	DIP39
DIP11	11	38	DIP38
DIP12	12	37	DIP37
DIP13	13	36	DIP36
DIP14	14	35	DIP35
DIP15	15	34	DIP34
DIP16	16	33	DIP33
DIP17	17	32	DIP32
DIP18	18	31	DIP31
DIP19	19	30	DIP30
DIP20	20	29	DIP29
DIP21	21	28	DIP28
DIP22	22	27	DIP27
DIP23	23	26	DIP26
DIP24	24	25	DIP25

#### Writer JP1/JP2

			-
VDD	1	2	VSS
CLK/PGCLK	3	4	CE
PGM/OTPCLK	5	6	OE/ShiftDat
D1	7	8	D0
D3	9	10	D2
D5	11	12	D4
D7	13	14	D6
VDD	15	16	VPP
HLS	17	18	RST
-	19	20	ALSB/PDB

JP1 for Writer transition board JP2 for dice and >48 pin package



### 14.2 PROGRAMMING PIN MAPPING:

Programming Pin Information of SN8P2522 Series										
Chip	Name	SN8P	2522P/S(DIP)	/SOP)	SN8P2522X(SSOP)					
Writer Co	onnector		IC and JP3 48-pin text tool Pin Assignment							
JP1/JP2	JP1/JP2	IC	IC	JP3	IC	IC	JP3			
Pin Number	Pin Name	Pin Number	Pin Name	Pin Number	Pin Number	Pin Name	Pin Number			
1	VDD	5	VDD	20	1,20	VDD	15,34			
2	GND	14	VSS	29	10,11	VSS	24,25			
3	CLK	10	P5.0	25	6	P5.0	20			
4	CE		-	-		-	-			
5	PGM	4	P1.0	19	19	P1.0	33			
6	OE	8	P5.2	23	4	P5.2	18			
7	D1		-	-		-	-			
8	D0		-	-		-	-			
9	D3		-	-		-	-			
10	D2		-	-		-	-			
11	D5		-	-		-	-			
12	D4		-	-		-	-			
13	D7		-	-		-	-			
14	D6		-	-		-	-			
15	VDD		-	-		-	-			
16	VPP	6	RST	21	2	RST	16			
17	HLS		-	-		-	-			
18	RST		-	-		-	-			
19	-		-	-		-	-			
20	ALSB/PDB	3	P1.1	18	18	P1.1	32			

Programming Pin Information of SN8P2522 Series										
Chip M	Name	SN8P	2521P/S(DIP	/SOP)						
Writer Co	onnector		IC and	JP3 48-pin tex	t tool Pin Assignment					
JP1/JP2	JP1/JP2	IC	IC	JP3						
Pin Number	Pin Name	Pin Number	Pin Name	Pin Number						
1	VDD	4	VDD	21						
2	GND	12	VSS	29						
3	CLK	8	P5.0	25						
4	CE		-	-						
5	PGM	3	P1.0	20						
6	OE	6	P5.2	23						
7	D1		-	-						
8	D0		-	-						
9	D3		-	-						
10	D2		-	-						
11	D5		-	-						
12	D4		-	-						
13	D7		-	-						
14	D6		-	-						
15	VDD		-	-						
16	VPP	5	RST	22						
17	HLS		-	-						
18	RST		-	-						
19	-		-	-						
20	ALSB/PDB	2	P1.1	19						




# **15** Marking Definition

### **15.1 INTRODUCTION**

There are many different types in Sonix 8-bit MCU production line. This note listed the production definition of all 8-bit MCU for order or obtain information. This definition is only for Blank OTP MCU.

### **15.2 MARKING INDETIFICATION SYSTEM**



### 15.3 MARKING EXAMPLE

•	Wafer, Dice:					
	Name	ROM Type	Device	Package	Temperature	Material
	SN8P2522W	OTP	2522	Wafer	<b>-20°</b> C <b>~85</b> °℃	-
	SN8P2522H	OTP	2522	Dice	<b>-20°</b> ℃ ~85°℃	-

• Green Package:

Name	ROM Type	Device	Package	Temperature	Material
SN8P2522PG	OTP	2522	P-DIP	<b>-20°</b> ℃ ~85°℃	Green Package
SN8P2522SG	OTP	2522	SOP	<b>-20°</b> ℃ ~85°℃	Green Package
SN8P2522XG	OTP	2522	SSOP	<b>-20°</b> ℃ ~85°℃	Green Package
SN8P2521PG	OTP	2522	P-DIP	<b>-20°</b> ℃ ~85°℃	Green Package
SN8P2521SG	OTP	2522	SOP	<b>-20°</b> ℃ ~85°℃	Green Package
SN8P2522PDG	OTP	2522	P-DIP	<b>-40°C ~85°</b> C	Green Package
SN8P2522SDG	OTP	2522	SOP	<b>-40°C ~85°</b> C	Green Package
SN8P2522XDG	OTP	2522	SSOP	<b>-40°C ~85°</b> C	Green Package
SN8P2521PDG	OTP	2522	P-DIP	<b>-40°C ~85°</b> C	Green Package
SN8P2521SDG	OTP	2522	SOP	<b>-40°C ~85°</b> ℃	Green Package






#### • PB-Free Package:

Name	ROM Type	Device	Package	Temperature	Material
SN8P2522PB	OTP	2522	P-DIP	<b>-20°</b> C <b>~85°</b> ℃	PB-Free Package
SN8P2522SB	OTP	2522	SOP	<b>-20°</b> C <b>~85°</b> ℃	PB-Free Package
SN8P2522XB	OTP	2522	SSOP	<b>-20°</b> C <b>~85°</b> ℃	PB-Free Package
SN8P2521PB	OTP	2522	P-DIP	<b>-20°</b> C <b>~85°</b> ℃	PB-Free Package
SN8P2521SB	OTP	2522	SOP	<b>-20°</b> C <b>~85°</b> ℃	PB-Free Package
SN8P2522PDB	OTP	2522	P-DIP	<b>-40°C ~85°</b> ℃	PB-Free Package
SN8P2522SDB	OTP	2522	SOP	<b>-40°C ~85°</b> ℃	PB-Free Package
SN8P2522XDB	OTP	2522	SSOP	<b>-40°C ~85°</b> ℃	PB-Free Package
SN8P2521PDB	OTP	2522	P-DIP	<b>-40°C ~85°</b> ℃	PB-Free Package
SN8P2521SDB	OTP	2522	SOP	<b>-40°∁~85</b> °∁	PB-Free Package

### **15.4 DATECODE SYSTEM**










# **16** PACKAGE INFORMATION

### 16.1 P-DIP 14 PIN








	MIN	NOR	MAX	MIN	NOR	MAX
SYMBOLS		(inch)			(mm)	
А	-	-	0.210	-	-	5.334
A1	0.015	-	-	0.381	-	-
A2	0.125	0.130	0.135	3.175	3.302	3.429
D	0.735	0.075	0.775	18.669	1.905	19.685
E	0.300			7.62		
E1	0.245	0.250	0.255	6.223	6.35	6.477
L	0.115	0.130	0.150	2.921	3.302	3.810
eВ	0.335	0.355	0.375	8.509	9.017	9.525
θ°	<b>0</b> °	<b>7</b> °	15°	<b>0</b> °	<b>7</b> °	15°




### 16.2 SOP 14 PIN




SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX
	(inch)				(mm)	
А	0.058	0.064	0.068	1.4732	1.6256	1.7272
A1	0.004	-	0.010	0.1016	-	0.254
В	0.013	0.016	0.020	0.3302	0.4064	0.508
С	0.0075	0.008	0.0098	0.1905	0.2032	0.2490
D	0.336	0.341	0.344	8.5344	8.6614	8.7376
Ε	0.150	0.154	0.157	3.81	3.9116	3.9878
е	-	0.050	-	-	1.27	-
Н	0.228	0.236	0.244	5.7912	5.9944	6.1976
L	0.015	0.025	0.050	0.381	0.635	1.27
θ°	<b>0</b> °	-	<b>8</b> °	<b>0</b> °	-	<b>8</b> °



### 16.3 P-DIP 18 PIN






	MIN	NOR	MAX	MIN	NOR	MAX
SYMBOLS		(inch)			(mm)	
А	-	-	0.210	-	-	5.334
A1	0.015	-	-	0.381	-	-
A2	0.125	0.130	0.135	3.175	3.302	3.429
D	0.880	0.900	0.920	22.352	22.860	23.368
E	0.300			7.620		
E1	0.245	0.250	0.255	6.223	6.350	6.477
L	0.115	0.130	0.150	2.921	3.302	3.810
e B	0.335	0.355	0.375	8.509	9.017	9.525
θ°	<b>0</b> °	<b>7</b> °	15°	0°	<b>7</b> °	15°




### 16.4 SOP 18 PIN



SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX
	(inch)			(mm)		
Α	0.093	0.099	0.104	2.362	2.502	2.642
A1	0.004	0.008	0.012	0.102	0.203	0.305
D	0.447	0.455	0.463	11.354	11.557	11.760
Ε	0.291	0.295	0.299	7.391	7.493	7.595
Н	0.394	0.407	0.419	10.008	10.325	10.643
L	0.016	0.033	0.050	0.406	0.838	1.270
θ°	<b>0</b> °	<b>4</b> °	<b>8</b> °	0°	<b>4</b> °	<b>8</b> °



### 16.5 SSOP 20 PIN



DETAIL "X"

SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX	
	(inch)				( <i>mm</i> )		
А	0.053	0.063	0.069	1.350	1.600	1.750	
A1	0.004	0.006	0.010	0.100	0.150	0.250	
A2	-	-	0.059	-	-	1.500	
b	0.008	0.010	0.012	0.200	0.254	0.300	
С	0.007	0.008	0.010	0.180	0.203	0.250	
D	0.337	0.341	0.344	8.560	8.660	8.740	
E	0.228	0.236	0.244	5.800	6.000	6.200	
E1	0.150	0.154	0.157	3.800	3.900	4.000	
[e]		0.025		0.635			
h	0.010	0.017	0.020	0.250	0.420	0.500	
L	0.016	0.025	0.050	0.400	0.635	1.270	
L1	0.039	0.041	0.043	1.000	1.050	1.100	
ZD	0.059				1.500		
Y	-	-	0.004	-	-	0.100	
θ°	<b>0</b> °	-	<b>8</b> °	<b>0</b> °	-	<b>8</b> °	



SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for us as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.

#### Main Office:

Address: 10F-1, NO. 36, Taiyuan Stree, Chupei City, Hsinchu, Taiwan R.O.C. Tel: 886-3-560 0888 Fax: 886-3-560 0889 Taipei Office: Address: 15F-2, NO. 171, Song Ted Road, Taipei, Taiwan R.O.C. Tel: 886-2-2759 1980 Fax: 886-2-2759 8180 Hong Kong Office: Unit 1519, 15/F Chevalier Commerical Centre, No.8 Wang Hoi Road, Kowloon, Kln., Hong Kong. Tel: 852-2723-8086 Fax: 852-2723-9179 Technical Support by Email:

Sn8fae@sonix.com.tw